FPGA Prototyping Lead

Amd

Confirmed live 2 days ago High trust
Hybrid

Quick summary

Work type
Hybrid
Location
San Jose, CA
Salary
$200,000–$300,000 / yr
Posted
53 days ago
Freshness
Confirmed live 2 days ago
Closes
Jul 20, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $196k
This role $250k
$137k most similar roles pay here $317k

This role pays more than 90% of similar roles. Most pay $168,500–$223,700 — the shaded band above. At the midpoint, this role pays about $250k versus about $196k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · FPGA Prototyping Lead

As a member of the front-end design and integration team, the FPGA Prototyping Lead drives prototyping strategy and execution to ensure first-pass silicon success. This role involves defining architecture, methodology roadmaps, and platform strategies for complex SoCs, including partitioning, interconnects, clocking, and debug infrastructure. The lead manages RTL adaptation, implementation flows, and verification environments while mentoring engineers and collaborating with cross-functional teams like Architecture, Verification, and Software to enable early hardware validation. Key technical requirements include expertise in Synopsys HAPS or Cadence Protium platforms, Vivado and Vitis toolchains, and SystemVerilog or Verilog. The role addresses complex technical challenges involving high-speed interfaces such as PCIe, DDR, Ethernet, USB, and HBM, while ensuring timing closure, floorplanning, and CDC analysis for modern SoC architectures including CPUs, cache hierarchies, and NoC interconnects.

What you'll do

  • Define the FPGA prototyping architecture, methodology roadmap, and platform strategy for complex SoCs.
  • Lead the development and deployment of FPGA prototype platforms including RTL adaptation and verification infrastructure.
  • Drive cross-functional collaboration with Architecture, Design, Verification, and Software teams to enable early hardware validation.
  • Provide technical leadership and mentorship to engineering teams through design reviews and project planning.
  • Establish engineering processes, implementation methodologies, and documentation standards to improve scalability and quality.
  • Represent the organization in architecture reviews and customer-facing discussions while partnering with EDA tool vendors.

What we're looking for

  • Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field.
  • 12+ years of experience in FPGA design, implementation, and SoC prototyping.
  • Proven experience leading FPGA prototyping efforts for large-scale semiconductor programs.
  • Hands-on experience with Synopsys HAPS and/or Cadence Protium platforms.
  • Expert proficiency with AMD/Xilinx Vivado and Vitis toolchains.
  • Strong knowledge of multi-FPGA partitioning, board bring-up, and high-speed interfaces like PCIe, DDR, Ethernet, USB, and HBM.
  • Deep expertise in FPGA timing closure, floorplanning, CDC analysis, pipelining, and performance optimization.
  • Strong SystemVerilog and/or Verilog design and verification experience.

More like this

Similar roles

FPGA Prototyping Engineer

Snap Inc.

Paris, France 91 days ago
FPGA RTL HAPS ZeBu SoC Hardware Emulation Pre-silicon Validation Static Timing Analysis ARM Cortex LPDDR PCIe JTAG UART SPI I2C CI/CD GitLab TeamCity RTOS
5+ yrs exp

Senior FPGA Prototyping Platform Engineer

Nvidia

Santa Clara, CA 101 days ago $168,000$264,500
FPGA Synthesis Place and Route Timing Closure Synopsys Protocompiler Xilinx Vivado Oscilloscopes Protocol Analyzers ChipScope Identify HAPS SOC GPU
7+ yrs exp

Senior Principal ASIC FPGA Engineer

General Dynamics

Boise, ID 50 days ago $191,146$212,053
ASIC FPGA RTL Microarchitecture Synthesis Static Timing Analysis Clock Domain Crossing DFT GDSII FinFET EDA Tools JIRA Power Analysis Tape-out Verification
10+ yrs exp Hybrid

Embedded FPGA Engineer

Booz Allen Hamilton

McLean, VA 85 days ago $86,800$198,000
FPGA Vitis HLS Verilog VHDL SystemVerilog Xilinx Vivado Python C++ MATLAB TCL Linux UNIX DSP SOSA/VPX AXI‑Stream AXI‑Lite DMA Agile Jira

Digital Design Engineer, Air Dominance and Strike

Anduril Industries

Costa Mesa, CA 23 days ago $146,000$194,000
FPGA RTL VHDL Verilog SystemVerilog SoC Python Tcl Linux Git CI/CD Xilinx Vitis Ethernet PCIe JESD204 SPI I2C UART CAN MIL-STD-1553
2+ yrs exp

Principal Engineer, FPGA

Baker Hughes

Skaneateles, NY 142 days ago $136,000$252,540
FPGA Verilog VHDL SystemVerilog Embedded Linux Petalinux Xilinx DMA DSP Altium PCB Design Kernel Drivers