Browse tech roles

PnR Physical Design VLSI STA DRC LVS EMIR Redhawk Totem Voltus Verilog VHDL Python Perl TCL SPICE GDS2 Floor-planning Physical Synthesis +14 more Show less

PnR Physical Design VLSI STA DRC LVS EMIR Redhawk Totem Voltus Verilog VHDL Python Perl TCL SPICE GDS2 Floor-planning Physical Synthesis +14 more Show less

PnR Physical Design Floorplanning Timing Closure GDS2 Netlist Power Distribution Electrical Verification Design for Yield Manufacturability Multi-vt SOC Design +7 more Show less

Dynamic IR EM Noise Signal EM ASIC AMS VLSI Redhawk PrimeRail Voltus PrimeTime Tempus SPICE Scripting Circuit Design Computer Architecture Low Power Techniques +12 more Show less

Static/Dynamic IR EM Noise Signal EM ASIC AMS VLSI Redhawk PrimeRail Voltus PrimeTime Tempus SPICE Scripting Computer Architecture Circuit Design Low Power Techniques Tape-out +13 more Show less

Static/Dynamic IR EM ESD Gridcheck Redhawk PrimeRail Voltus Innovus Design Compiler PrimeTime Tempus SPICE ASIC VLSI Power Integrity Signoff Low-power Design Digital Systems Computer Architecture +13 more Show less

Static/Dynamic IR EM ESD Gridcheck Redhawk PrimeRail Voltus Innovus Design Compiler PrimeTime Tempus SPICE ASIC VLSI Power Integrity Signoff Low-power Design Digital Systems Computer Architecture +13 more Show less

SoC Physical Design Electrical Analysis Static/Dynamic IR EM ESD Gridcheck ASIC VLSI Redhawk PrimeRail Voltus Innovus Design Compiler PrimeTime Tempus SPICE Low-power Design Power Integrity Tape-out Digital Systems +15 more Show less

PnR Physical Design Netlist to GDS2 Floorplanning Clock and Power Distribution Timing Closure Physical Verification Electrical Verification SOC Design Signoff Closure +5 more Show less

PnR RTL2GDS STA Physical Verification EMIR Sign-off Floorplanning Clock & Power Distribution Timing Closure Deep Submicron Technology SOC Design Power Optimization +7 more Show less

ASIC Physical Design Place and Route Floorplanning Clock and Power Distribution Global Signal Planning I/O Planning Hard IP Integration STA Design for Yield Multi Vt Database Management P&R Flows Physical Design Verification +9 more Show less

Physical Design Place and Route Floorplanning Clock and Power Distribution Timing Closure Electrical Verification STA Netlist to Tapeout SoC Design +4 more Show less

Physical Design Place and Route Floorplanning Clock and Power Distribution Timing Closure Electrical Verification STA Netlist to Tapeout Chip Architecture +4 more Show less

PnR Physical Design Floorplanning Timing Closure GDS2 Netlist Power Distribution Electrical Verification Signoff Design for Yield Manufacturability Multi-vt +7 more Show less

Physical Design PnR Netlist to GDS2 Floorplanning Clock and Power Distribution Timing Closure Electrical Verification SOC Design Signoff Closure +4 more Show less

PnR Physical Design VLSI STA DRC LVS EMIR Redhawk Totem Voltus Verilog VHDL Python Perl TCL SPICE GDS2 Floor-planning Physical Synthesis +14 more Show less

Physical Design PnR Netlist to GDS2 Floorplanning Clock and Power Distribution Timing Closure Electrical Verification SOC Design Signoff Closure +4 more Show less

PnR Physical Design Netlist to GDS2 Floorplanning Clock and Power Distribution Timing Closure Electrical Verification Signoff SOC Design Design for Yield Multi-vt +6 more Show less

PnR Physical Design Floorplanning Timing Closure GDS2 Netlist Power Distribution Electrical Verification Design for Yield Manufacturability Multi-vt SOC Design +7 more Show less

PnR Physical Design Floorplanning Timing Closure GDS2 Netlist Power Distribution Electrical Verification Design for Yield Manufacturability Multi-vt SOC Design +7 more Show less