Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

15 of up to 20 (filtered)

Manager/Senior Manager Process Engineering, Etch

Lam Research

Fremont, CA 2 days ago $146,000–$311,000
Actively hiring Confirmed live yesterday Posted this week High trust Above market
Plasma Etch Semiconductor Process Development Dry Etch Advanced Analytics AI Automation Materials Science Chemical Engineering Electrical Engineering Applied Physics High-Volume Manufacturing Process Engineering
6+ yrs exp Hybrid

Process Engineer, Plasma Etch

Applied Materials

Santa Clara, CA 3 days ago $124,000–$171,000
Actively hiring Confirmed live today Posted this week High trust Below market
Plasma Etch Semiconductor Manufacturing DOE Root Cause Analysis JMP TEM SEM EDS Hardware Characterization Process Qualification Data Analysis Materials Science Physics R&D
4+ yrs exp

Staff Infrastructure Engineer, Netcool

American Electric Power (AEP)

Gahanna, OH +1 7 days ago $116,255–$151,132
Actively hiring Confirmed live yesterday Posted this week High trust Below market
IBM Netcool Operations Insight ServiceNow Event Management Dynatrace Splunk Linux Python Ansible AWS Azure Kubernetes Docker PostgreSQL Oracle MySQL MongoDB SQL REST APIs SOAP SNMP Syslog Kafka VMware Shell Scripting Perl JavaScript XML XSLT ITIL AIOps
10+ yrs exp

Advanced DRAM Plasma Etch Engineer

IBM

Albany, NY 23 days ago
Actively hiring Confirmed live today High trust
DRAM Plasma Dry Etch Process Integration Metrology Device Engineering Statistical Data Analysis Process Optimization Yield Improvement High-Performance Computing AI Quantum Computing Hybrid Cloud
5+ yrs exp

CPU Microarchitect/RTL Engineer, Fetch, Out of Order

Apple Inc

Santa Clara, CA 43 days ago $150,400–$277,600
Actively hiring Confirmed live today Trusted Competitive pay
RTL Verilog VHDL Microarchitecture Out-of-Order Execution C C++ Python Perl Formal Methods Simulation Emulation Logic Design Waveform Debugging
3+ yrs exp

CPU Microarchitect/RTL Engineer, Fetch, Out of Order

Apple Inc

Waltham, MA 43 days ago $165,800–$292,400
Actively hiring Confirmed live today Trusted Competitive pay
RTL Design Microarchitecture Verilog VHDL C C++ Python Perl Formal Methods Simulation Emulation Logic Design Out-of-Order Execution Branch Prediction Instruction Fetch Waveform Debugging
10+ yrs exp

CPU Microarchitect/RTL Engineer, Fetch, Out of Order

Apple Inc

Santa Clara, CA 43 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday Trusted Above market
RTL Verilog VHDL Microarchitecture Out-of-Order Execution C C++ Python Perl Formal Methods Simulation Emulation Waveform Debugging Logic Design
10+ yrs exp

CPU Microarchitect/RTL Engineer, Fetch, Out of Order

Apple Inc

Beaverton, OR 43 days ago
Actively hiring Confirmed live yesterday Low trust
RTL Design Microarchitecture Verilog VHDL C C++ Python Perl Out-of-Order Execution Branch Prediction Instruction Fetch Register Renaming Formal Methods Simulation Emulation Waveform Debugging Logic Design
10+ yrs exp

CPU Microarchitect/RTL Engineer, Fetch, Out of Order

Apple Inc

Waltham, MA 43 days ago $165,800–$292,400
Actively hiring Confirmed live yesterday Trusted Competitive pay
RTL Design Verilog VHDL Microarchitecture Out-of-Order Execution C C++ Python Perl Formal Methods Simulation Emulation Waveform Debugging Logic Design Instruction Fetch Branch Prediction
10+ yrs exp

CPU Microarchitect/RTL Engineer, Fetch, Out of Order

Apple Inc

Santa Clara, CA 43 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday Trusted Above market
RTL Verilog VHDL Microarchitecture Out-of-Order Execution C C++ Python Perl Formal Methods Simulation Emulation Waveform Debugging Logic Design
10+ yrs exp

CPU Microarchitect/RTL Engineer, Fetch, Out of Order

Apple Inc

Beaverton, OR 43 days ago
Actively hiring Confirmed live today Low trust
RTL Design Microarchitecture Verilog VHDL C C++ Python Perl Formal Methods Simulation Emulation Logic Design Instruction Fetch Branch Prediction Out-of-Order Execution Register Renaming Waveform Debugging
10+ yrs exp

CPU Microarchitect/RTL Engineer, Fetch, Out of Order

Apple Inc

Santa Clara, CA 43 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday Trusted Competitive pay
RTL Verilog VHDL Microarchitecture Out-of-Order Execution C C++ Python Perl Formal Methods Simulation Emulation Logic Design Waveform Debugging
3+ yrs exp

CPU Microarchitect/RTL Engineer, Fetch, Out of Order

Apple Inc

Santa Clara, CA 91 days ago $129,300–$194,700
Actively hiring Confirmed live yesterday Low trust Below market
RTL Verilog VHDL Microarchitecture Out-of-Order Execution C C++ Python Perl Formal Methods Simulation Emulation Logic Design Instruction Scheduling Memory Subsystems

Product Engineer 4, Etch ESC Product Development

Lam Research

Fremont, CA 100 days ago $104,000–$231,000
Actively hiring Confirmed live yesterday Trusted Competitive pay
Python MATLAB Product Design Materials Science Electrical Engineering Mechanical Engineering Physics Heat Transfer Thermodynamics Vacuum Pressure Hardware Design
8+ yrs exp Hybrid

Plasma Etch System Engineering Director

Applied Materials

Gloucester, MA 115 days ago
Actively hiring Confirmed live yesterday High trust
Plasma Etch Systems NPI HVM Process Design System Architecture Engineering Specifications
8+ yrs exp