CPU Microarchitect/RTL Engineer - Fetch, Out of Order

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
—
Salary
$150,400–$277,600 / yr
Posted
15 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $214k
This role $214k
$135k most similar roles pay here $293k

This role pays more than 57% of similar roles. Most pay $177,300–$250,000 — the shaded band above. At the midpoint, this role pays about $214k versus about $214k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 2925 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2305 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · CPU Microarchitect/RTL Engineer - Fetch, Out of Order

The CPU Microarchitect/RTL Engineer - Fetch, Out of Order joins the Silicon Engineering Group to drive architecture and RTL development for performant cores. This role involves micro-architecture development and specification from high-level exploration through detailed research, alongside ownership of RTL design to meet specific power, performance, area, and timing goals. The engineer will also participate in verification support via test bench development and formal methods, conduct performance exploration and correlation, and collaborate with multi-functional teams on physical design implementation. Required skills include experience with microprocessor architecture, logic design principles, Verilog or VHDL, simulators, and waveform debugging. Preferred qualifications include expertise in out-of-order execution, instruction scheduling, cache subsystems, low power techniques, C/C++ programming, and scripting in Perl or Python to solve complex challenges within the CPU front-end and out-of-order subsystems.

More like this

Similar roles