Browse tech roles

SystemVerilog UVM VCS GDB RISCV C Assertion-based Verification Functional Coverage Random Stimulus Firmware ASIC Verification Memory Subsystem High Speed IO Object Oriented Programming +9 more Show less

System Verilog UVM VCS C C++ Python Perl Shell ASIC Verification RTL FPGA Debussy GDB DDR LPDDR +10 more Show less

UVM SystemVerilog Verilog Python C++ HLS VCS Verdi GDB DisplayPort HDMI MIPI DSI Assertion-based Verification Functional Coverage Constrained-random Version Control +11 more Show less

System Verilog UVM C++ Python Perl Formal Verification Constraint Random Verification Coverage Metrics Logic Design ASIC Verification DFT IST Object-Oriented Programming Automation +9 more Show less

Verilog SystemVerilog Python Perl RTL ASIC Mixed-Signal Design DFT Waveform Debug Circuit Design Digital Design Logic Design PLL High-Speed Interconnects Simulation Verification +11 more Show less

ASIC Verification UVM System Verilog C++ Object-Oriented Programming SoC Architecture CPU Verification RTL FPGA Emulation +5 more Show less

Java JavaScript TypeScript Apache Kafka Kafka Streams Apache Flink Spark Streaming Redis Elasticsearch Kibana Logstash Docker Kubernetes OpenTelemetry Grafana LangChain LLM Microservices Data Visualization +14 more Show less

UVM ASIC Verification SVA C++ C Python Perl TCL ARM SoC Ethernet AXI APB DMA Memory Controllers Makefiles Perforce +12 more Show less

ASIC UVM SystemVerilog Verilog Python Perl VCS Verdi Xcelium Automation RTL Pre-silicon Verification Scripting Infrastructure Simulation Debug Metrics +12 more Show less

UVM System Verilog C C++ VCS Verdi GDB ASIC Verification Functional Coverage Assertion-Based Verification Random Stimulus post silicon verification GPU +8 more Show less

SystemVerilog UVM ASIC Verification RTL Computer Architecture Assertion-based Verification object oriented programming Coverage Closure test bench design Post-silicon Validation Semiformal Verification AI +7 more Show less

System Verilog UVM SVA Verilog VCS Questa Perl Tcl Make files Gate Level Simulation Formal Equivalence LLMs Agentic AI Frameworks Mixed Signal Design Functional Coverage Co-simulation +11 more Show less

System Verilog UVM VCS C++ C Python Perl Shell FPGA RTL Post-silicon Verification DDR LPDDR HBM GDDR GDB Debussy +12 more Show less

UVM SystemVerilog C++ VCS GDB Debussy Assertion-based Verification Functional Coverage Random Stimulus Computer Architecture Object-Oriented Programming Post-silicon Verification +7 more Show less

Ethernet InfiniBand Linux L2 L3 Python Bash Kubernetes VMware OpenStack KVM HyperV NAS SAN Network Protocols +10 more Show less

Formal Verification SystemVerilog Assertions RTL GPU Architecture FPV 3D Graphics Hardware DV Methodologies C2RTL SEQ RTL2RTL SEQ DPV Coverage Closure +6 more Show less

SystemVerilog UVM C C++ Verilog VHDL Python Perl Emulation Power Estimation SpeedBridges DPI Transactors Coverage +8 more Show less

SystemVerilog UVM RTL Verilog C C++ SystemC TLM Linux Perl Ruby Makefile ASIC Verification HLS Simulation Tools +10 more Show less

SystemVerilog UVM VMM SerDes PCI Express USB SATA Python Perl C/C++ Assertion-based Verification Functional Coverage coverage driven verification Mixed-signal Design Simulation Debug +11 more Show less

UVM System Verilog VCS Verdi Indago GDB C C++ Perl Assertion-based Verification Functional Coverage Random Stimulus ASIC Verification Post-silicon Verification +9 more Show less