Browse tech roles

Co-packaged Optics (CPO) Silicon Photonics Photonic Integrated Circuits Heterogeneous Integration Optical Engines Fiber Interfaces Fusion Bonding TSVs Fine-pitch Interconnects Interposers DOE Statistical Analysis Thermal Management Hardware Characterization Optical Coupling Optical Loss +11 more Show less

CPU Architecture RTL Design Verilog System Verilog C C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Compiler Techniques OS Digital Logic Design +9 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control +9 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control Simulation Testbenches Transactors Assertions +13 more Show less

System Verilog Verilog Python Perl TCL Assembly Formal Verification FPGA Emulation RTL Computer Architecture Digital Logic Power Management Clock Control Testbenches Transactors Assertions +12 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control Random Constraint Verification +10 more Show less

System Verilog Verilog Python Perl TCL Assembly Formal Verification FPGA Emulation RTL Computer Architecture Digital Logic Power Management Clock Control Testbenches Transactors Assertions +12 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Scripting +7 more Show less

C/C++ Assembly Verilog System Verilog RTL Design CPU Architecture Microarchitecture Performance Modeling Silicon Validation Performance Profiling Digital Logic Design Compiler Techniques +7 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control +9 more Show less

SoC DDR5 PCIe Gen6/Gen7 CXL Ethernet SerDes SI/PI PDN EMI/EMC UEFI BMC BIOS Python Shell Oscilloscope Logic Analyzer BERT OCP JEDEC PCI-SIG Hardware Design System Bring-up Validation +18 more Show less

DDR5 PCIe Gen6/Gen7 CXL SerDes Ethernet SI/PI PDN UEFI BMC BIOS Python Shell Oscilloscope Logic Analyzer BERT OCP JEDEC PCI-SIG EMI/EMC SoC Integration +15 more Show less

CMP Wafer Fab Data Analytics Continuous Improvement BOM EC FSS FV360 +3 more Show less

CVD Plasma Processing Semiconductor Manufacturing Plasma Physics Hardware Characterization Process Engineering R&D Film Properties Deposition Techniques +4 more Show less

CUDA C++ ROCm Metal OpenACC OpenMP MPI pthreads TBB Quantization Parallel Programming Data Analytics Vector Databases ETL H.264 H.265 AV1 +12 more Show less

Epitaxy Process Wafer Fab Data Analytics Equipment Engineering Continuous Improvement Integration Cpk BOM EC FSS FV360 +6 more Show less