Browse tech roles

Chemical Vapor Deposition Atomic Layer Deposition Plasma Reactive Ion Etch Physical Vapor Deposition Design of Experiments Root Cause Analysis Process Engineering Statistics Anneal Implant +5 more Show less

Process Engineering Hardware Characterization Root Cause Analysis Analytical Instrumentation Process Engineering Specifications

Semiconductor Manufacturing Process Engineering Hardware Characterization R&D Film Measurement Technical Documentation Process Engineering Specifications Analytical Instrumentation +3 more Show less

Semiconductor Manufacturing 3D Integration Advanced Packaging Quantum Computing Metrology Root Cause Analysis Hardware Characterization Materials Engineering Process Engineering Superconducting Qubits Optical Quantum Computing metasurface-based) optics R&D +8 more Show less

Co-packaged Optics (CPO) Silicon Photonics Photonic Integrated Circuits Heterogeneous Integration Optical Engines Fiber Interfaces Fusion Bonding TSVs Fine-pitch Interconnects Interposers DOE Statistical Analysis Thermal Management Hardware Characterization Optical Coupling Optical Loss +11 more Show less

Plasma Etch Semiconductor Manufacturing DOE Root Cause Analysis JMP TEM SEM EDS Hardware Characterization Process Qualification Data Analysis Materials Science Physics R&D +9 more Show less

Semiconductor Manufacturing Deposition Etch Epitaxy (EPI) PVD Design of Experiments (DOE) JMP Minitab Statistical Process Control Process Characterization Root-Cause Analysis Data Analytics Thin Films Diffusion Process Integration +10 more Show less

CPU Architecture RTL Design Verilog System Verilog C C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Compiler Techniques OS Digital Logic Design +9 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control +9 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control Simulation Testbenches Transactors Assertions +13 more Show less

System Verilog Verilog Python Perl TCL Assembly Formal Verification FPGA Emulation RTL Computer Architecture Digital Logic Power Management Clock Control Testbenches Transactors Assertions +12 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control Random Constraint Verification +10 more Show less

System Verilog Verilog Python Perl TCL Assembly Formal Verification FPGA Emulation RTL Computer Architecture Digital Logic Power Management Clock Control Testbenches Transactors Assertions +12 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Scripting +7 more Show less

C/C++ Assembly Verilog System Verilog RTL Design CPU Architecture Microarchitecture Performance Modeling Silicon Validation Performance Profiling Digital Logic Design Compiler Techniques +7 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control +9 more Show less

SoC DDR5 PCIe Gen6/Gen7 CXL Ethernet SerDes SI/PI PDN EMI/EMC UEFI BMC BIOS Python Shell Oscilloscope Logic Analyzer BERT OCP JEDEC PCI-SIG Hardware Design System Bring-up Validation +18 more Show less