Browse tech roles

ASIC SoC Physical Design Cadence Innovus Synopsys Fusion Compiler Synopsys PrimeTime SI Python Perl TCL C/C++ Shell Scripting Linux Unix Static Timing Analysis Clock Tree Synthesis DFT Formal Verification RC Extraction IR-drop Analysis +14 more Show less

Tcl Python Cadence Innovus Place-and-Route Physical Design Timing Analysis Physical Verification Digital Design Automation PPA 5nm Hardware Engineering +7 more Show less

ASIC Implementation Physical Design Synthesis Place and Route DFT UPF IR Drop Analysis floor planning Power/Clock Distribution Physical Verification ECO Sign-off CMOS RTL +9 more Show less

PnR Physical Design VLSI STA DRC LVS EMIR Redhawk Totem Voltus Verilog VHDL Python Perl TCL SPICE GDS2 Floor-planning Physical Synthesis +14 more Show less

CPU) design Verilog RTL Synthesis Place and Route GDS Logic Design Power Analysis Tapeout Microarchitecture Physical Design +6 more Show less

ASIC SoC Physical Design RTL-to-GDSII Synthesis Place & Route STA Signoff Timing Closure Power Optimization TCL Python Synopsys Cadence PPA EM/IR Power Integrity +11 more Show less

Static/Dynamic IR EM ESD Gridcheck Redhawk PrimeRail Voltus Innovus Design Compiler PrimeTime Tempus SPICE ASIC VLSI Power Integrity Signoff Low-power Design Digital Systems Computer Architecture +13 more Show less

PnR Physical Design Netlist to GDS2 Floorplanning Clock and Power Distribution Timing Closure Physical Verification Electrical Verification SOC Design Signoff Closure +5 more Show less

Physical Design CAD Flow Tcl Python Perl PNR Static Timing Analysis STA RC Extraction Physical Verification EMIR GenAI SoC Design +8 more Show less

Physical Design CAD Tools Tcl Python Perl PNR Static Timing Analysis STA RC Extraction EMIR ML GenAI SoC Design Physical Verification +9 more Show less

STA Timing Closure Perl TCL Physical Design ECO SPICE SoC Circuit Modeling OCV Crosstalk +6 more Show less

STA Timing Closure Physical Design Perl TCL ECO SPICE SoC Circuit Modeling OCV Crosstalk Netlist to Tapeout +7 more Show less

Physical Design Flow SoC Floor Planning Clock Tree Synthesis Place and Route PDN Timing Analysis LVS DRC DDR Micro-architecture Algorithm Design Modeling Tapeout +9 more Show less

ASIC Design Physical Design Place and Route Static Timing Analysis Clock Tree Synthesis Floorplanning Power Planning Signal Integrity Analysis Physical Verification DFT Low Power Design UPF Python Tcl Perl Shell Linux Unix Cadence Innovus Synopsys Fusion Compiler Synopsys PrimeTime RC Extraction ECO Implementation +18 more Show less

PnR Physical Design Floorplanning Timing Closure GDS2 Netlist Power Distribution Electrical Verification Signoff Design for Yield Manufacturability Multi-vt +7 more Show less