Browse tech roles

ASIC RTL to GDS Flow Virtuoso Circuit Design Synthesis Place and Route System Simulation Design Verification Scripting +4 more Show less

ASIC RTL to GDS Flow Virtuoso Synthesis Place and Route System Simulation Scripting Verification IC Package Logic Design +5 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation +4 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC +5 more Show less

ASIC Physical Design Synthesis STA P&R DFT UPF CMOS floor planning Timing Closure IR Drop Analysis Physical Verification ECO AI Flow +9 more Show less

ASIC Physical Design Floorplanning Power Planning Clock Tree Synthesis Static Timing Analysis Signal Integrity RC Extraction DFT UPF Python Tcl Perl Shell Linux Unix Cadence Innovus Synopsys Fusion Compiler Synopsys PrimeTime +14 more Show less

Physical Design ASIC SoC Cadence Innovus Synopsys Fusion Compiler Synopsys PrimeTime SI Python TCL Perl C/C++ Shell Scripting Linux Unix Clock Tree Synthesis Static Timing Analysis RC Extraction DFT Signal Integrity Floorplanning Routing +15 more Show less

Physical Design Cadence Innovus Tcl Python Place-and-Route Timing Analysis Physical Verification Digital Design Automation Micro-architecture Logic Design +6 more Show less

Verilog RTL Design Physical Design Synthesis Place and Route CPU Microarchitecture Logic Design Power Analysis Tapeout Flow +4 more Show less

ASIC SoC Physical Design RTL-to-GDSII Synthesis Place & Route STA Timing Closure Power Optimization TCL Python Synopsys Cadence PPA EM/IR Advanced Nodes +10 more Show less