Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: ASIC Design Engineer Remove filter Location: Cupertino Remove filter Clear all

10 of up to 20 (filtered)

ASIC Design and Integration Engineer, Silicon Security

Apple Inc

Cupertino, CA 22 days ago $184,700–$324,800
Actively hiring Confirmed live 2 days ago Trusted Above market
RTL Verilog SystemVerilog ASIC Design Synthesis Timing Closure CDC RDC UPF AMBA AXI AHB APB Cryptography Low-Power Design Lint Netlist Hardware Security
10+ yrs exp
Save

ASIC Design and Integration Engineer

Apple Inc

Cupertino, CA 32 days ago $129,300–$194,700
Actively hiring Confirmed live yesterday Low trust Below market
SystemVerilog RTL Design ASIC Design Synthesis Timing Analysis Power Optimization Formal Verification CDC RDC PPA Micro-architecture Digital Design
Save

ASIC Design Engineer

Apple Inc

Cupertino, CA 37 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday Trusted Above market
ASIC Design SoC Design Power Management Microarchitecture Logic Design Lint CDC Synthesis ECO STA Physical Design Python Perl TCL Asynchronous Interfaces
10+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Cupertino, CA 37 days ago $150,400–$277,600
Actively hiring Confirmed live 2 days ago Trusted Above market
ASIC Design SoC Design Power Management Microarchitecture Logic Design Lint CDC Synthesis ECO STA Physical Design Perl Python TCL System Architecture
3+ yrs exp
Save

ASIC Design and Integration Engineer, Silicon Security

Apple Inc

Cupertino, CA 38 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday Trusted Above market
RTL Verilog SystemVerilog ASIC Design CDC RDC UPF Synthesis Timing Closure AMBA AXI AHB APB Cryptography Low-Power Design Lint Netlist
3+ yrs exp
Save

ASIC Design and Integration Engineer, Silicon Security

Apple Inc

Cupertino, CA 38 days ago $129,300–$194,700
Actively hiring Confirmed live 2 days ago Trusted Below market
RTL Verilog SystemVerilog ASIC Design CDC RDC UPF Synthesis Timing Closure AMBA AXI AHB APB Cryptography Low-power Design Lint Netlist Hardware Security
Save

ASIC Digital Design Engineer Lead

Apple Inc

Cupertino, CA 42 days ago $175,500–$311,700
Actively hiring Confirmed live yesterday Trusted Above market
Digital Design FPGA Silicon Bring-up Characterization Debug Mixed Signal Design MIPI HDMI TCON Micro-architecture Emulation Verification
10+ yrs exp
Save

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Cupertino, CA 126 days ago $150,400–$277,600
Actively hiring Confirmed live yesterday Low trust Above market
ASIC Design RTL DMA SoC AMBA AXI AHB APB Synthesis Logic Equivalence Check Linting Power Analysis Formal Verification Machine Learning Image Processing Memory Controllers Interconnects
3+ yrs exp
Save

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Cupertino, CA 126 days ago $129,300–$194,700
Actively hiring Confirmed live 2 days ago Low trust Below market
RTL ASIC Design DMA Engines SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Power Analysis Formal Verification Machine Learning Image Processing Memory Controllers Interconnects
Save

ASIC Design and Integration Engineer

Apple Inc

Cupertino, CA 144 days ago $184,700–$324,800
Actively hiring Confirmed live 2 days ago Low trust Above market
SystemVerilog RTL Design ASIC Design Synthesis Timing Analysis Power Optimization PCIe FPGA Prototyping CDC RDC LINT LEC High-speed I/O Formal Verification Simulation
10+ yrs exp
Save