ASIC Design Engineer, Pixel IP DMA

Apple Inc

Confirmed live yesterday Low trust

Quick summary

Work type: On-site
Location: Cupertino, CA
Salary: $150,400–$277,600 / yr
Posted: 126 days ago
Freshness: Confirmed live yesterday
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $200k

This role $214k

$135k most similar roles pay here $293k

This role pays more than 66% of similar roles. Most pay $172,000–$227,300 — the shaded band above. At the midpoint, this role pays about $214k versus about $200k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1984 open roles on FindRole.

Listed pay typically runs $175,000–$277,600 across 1590 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · ASIC Design Engineer, Pixel IP DMA

Role Posting Log in to save

As an ASIC Design Engineer - Pixel IP DMA within the Hardware Technologies group, you will join the Pixel IP team to develop high-performance, power-efficient system-on-chips. You will work closely with architecture, design, and verification teams to build DMA engines that coordinate moving large amounts of data between the memory system and the Pixel IP Engine. Your daily responsibilities include exploring solutions to enhance performance while minimizing power and area, detailing specifications, building RTL designs, and collaborating on functionality and performance verification. The role requires expertise in front-end design tasks such as synthesis, linting, and logic equivalence checks. You will utilize knowledge of AMBA protocols like AXI, AHB, and APB, along with experience in arbitration, address translation, caching, and interconnects to solve complex data movement challenges within the pixel processing domain.

What does a ASIC Design Engineer earn in California?

Median $214000 from 47 postings across 8 companies.

See salary data

Skills

ASIC Design RTL DMA SoC AMBA AXI AHB APB Synthesis Logic Equivalence Check Linting Power Analysis Formal Verification Machine Learning Image Processing Memory Controllers Interconnects

What you'll do

Design high-performance and low-power DMA engines to move data between memory systems and the Pixel IP Engine.
Develop RTL designs based on detailed technical specifications.
Explore architectural solutions to optimize performance while minimizing power and area consumption.
Partner with verification and formal verification teams to validate functionality and performance.
Perform front-end implementation tasks including synthesis, linting, and logic equivalence checks.
Conduct area and power analysis for integrated circuits.
Analyze system performance regarding arbitration, address translation, caching, and on-chip interconnects.

What we're looking for

Bachelor's degree and 3 years of experience.
Experience in multimedia IP or SoC front-end ASIC RTL design.
Experience designing dedicated DMA engines, data storage, memory controllers, networking, image processing, or interconnects.
Proficiency in front-end implementation tasks including synthesis, area/power analysis, linting, and logic equivalence checks.
Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB).
Understanding of arbitration, address translation, caching, on-chip interconnects, and performance analysis.
Ability to collaborate multi-functionally with architecture, design, and verification teams.
Excellent written and verbal communication skills.

Similar roles

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Cupertino, CA 126 days ago $129,300–$194,700

RTL ASIC Design DMA Engines SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Power Analysis Formal Verification Machine Learning Image Processing Memory Controllers Interconnects

Save

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Sunnyvale, CA 126 days ago $150,400–$277,600

ASIC Design RTL DMA SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Power Analysis Machine Learning Memory Controllers Interconnects Image Processing Formal Verification

3+ yrs exp

Save

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Sunnyvale, CA 126 days ago $129,300–$194,700

ASIC RTL DMA SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Power Analysis Machine Learning Memory Controllers Interconnects Image Processing Formal Verification

Save

ASIC Design Engineer, Pixel IP DMA

Apple Inc

Sunnyvale, CA 126 days ago $184,700–$324,800

RTL ASIC Design DMA SoC AMBA AXI AHB APB Synthesis Linting Logic Equivalence Check Power Analysis Formal Verification Machine Learning Memory Controllers Interconnects Image Processing

10+ yrs exp

Save

ASIC Design Engineer

Apple Inc

Sunnyvale, CA 14 days ago $184,700–$324,800

Verilog System Verilog RTL ASIC Design SoC Digital Signal Processing Synthesis Power-Gating AMBA AXI AHB APB Python Perl TCL Linting CDC RDC

10+ yrs exp

Save

ASIC Design Engineer

Apple Inc

Sunnyvale, CA 14 days ago $129,300–$194,700

Verilog System Verilog RTL ASIC Design Digital Signal Processing AMBA AXI AHB APB Synthesis Python Perl TCL SystemC C++ Finite State Machines Pipelining High-Level Synthesis

Save