ASICS Design Verification Engineer
San Diego, Ca,Us, US
8 days ago
$115,600–$173,400
SystemVerilog
UVM
SystemVerilog-UVM
C++
C
Perl
Python
VHDL
Verilog
AMBA_Bus_Protocol
Formal_Verification
Assertion_Based_Formal_Verification