SOC Design Verification Engineer

Qualcomm

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$121,800–$182,600 / yr
Posted
14 days ago
Freshness
Confirmed live yesterday
Closes
Mar 17, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $198k
This role $152k
$109k most similar roles pay here $243k

This role pays less than 89% of similar roles. Most pay $168,500–$227,350 — the shaded band above. At the midpoint, this role pays about $152k versus about $198k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 568 open roles on FindRole.

Listed pay typically runs $150,615–$222,050 across 554 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · SOC Design Verification Engineer

The SOC Design Verification Engineer joins the Data Center SoC Verification team to verify next-generation SoCs powering AI, high-performance computing, and cloud infrastructure. You will develop and execute comprehensive verification plans for SoC, subsystem, and IP-level features while building scalable System Verilog/UVM-based and Processor-based verification environments. Daily responsibilities include creating directed and constrained-random test scenarios, developing assertions and functional coverage models, and debugging RTL and testbench issues to ensure first-silicon success. You will work with complex components including multi-core CPUs, cache coherency systems, memory subsystems like DDR/HBM, and high-speed interfaces such as PCIe and Ethernet. Required skills include System Verilog, UVM, C, Assertion-Based Verification, and Python for automation. The role addresses technical challenges in advanced SoC architecture, including security, power management, and AI/ML accelerator verification within a complex data center environment.

What you'll do

  • Develop and execute comprehensive verification plans for SoC, subsystem, and IP-level features.
  • Design and implement scalable System Verilog/UVM-based and Processor-based verification environments.
  • Create directed and constrained-random test scenarios to validate functionality and architectural use cases.
  • Develop assertions, functional coverage models, and checkers to ensure design integrity.
  • Debug RTL, testbench, and integration issues while working with design teams to resolve defects.
  • Drive coverage closure using both functional and code coverage metrics.
  • Support emulation and acceleration-based verification for complex Data Center SoC features.
  • Contribute to methodology improvements, automation, and AI-assisted verification flows.

What we're looking for

  • Bachelor's degree in Science, Engineering, or a related field.
  • Master's degree in Science, Engineering, or a related field with 1+ year of ASIC experience.
  • PhD in Science, Engineering, or a related field.
  • Minimum 2+ years of design verification experience for candidates with a Bachelor's degree.
  • Strong knowledge of System Verilog, UVM, C, Assertion-Based Verification (SVA), and Coverage-Driven Verification.
  • Experience developing verification environments from architecture/specification through signoff and debugging complex SoC-level issues.
  • Proficiency in Python or scripting languages for automation (preferred).
  • Experience with specific protocols, hardware platforms, or advanced verification methodologies like PSS, Formal, or Emulation (preferred).

More like this

Similar roles

Design Verification Engineer

Apple Inc

Austin, TX 111 days ago
UVM System Verilog Python C++ SVA coverage driven verification LLM RTL Simulation 3GPP AXI AHB NoC Perl Constraint Random Testing Firmware

SOC Design Verification Engineer

Qualcomm

San Diego, CA 15 days ago $121,800–$182,600
System Verilog UVM C SVA Python Coverage-Driven Verification Formal Verification Portable Stimulus (PSS) Emulation Veloce Palladium ZeBu PCIe CXL Ethernet DDR HBM RTL ASIC Design
2+ yrs exp

SOC Design Verification Engineer

Qualcomm

San Diego, CA 15 days ago $121,800–$182,600
System Verilog UVM C SVA Python Coverage-Driven Verification Formal Verification Portable Stimulus (PSS) Emulation Veloce Palladium ZeBu PCIe CXL Ethernet DDR HBM RTL ASIC Design
2+ yrs exp

Design Verification Engineer

Qualcomm

San Diego, CA 9 days ago $101,400–$152,200
System Verilog UVM C Python SVA RTL Assertion-Based Verification Coverage-Driven Verification Portable Stimulus Formal Verification Emulation LLM RAG PCIe Ethernet CXL HBM DDR Cache Coherency

Pre-Silicon Validation Engineer

Qualcomm

San Diego, CA 15 days ago $101,400–$152,200
SystemVerilog C/C++ Python ASIC Emulation FPGA Prototyping Cadence Palladium Siemens Veloce Synopsys ZeBu RTL Verification Linux Shell Scripting SoC Architecture PCIe CXL DDR Ethernet AI-Assisted Engineering Tools

Design Verification Engineer

Broadcom

San Jose, CA 105 days ago $143,800–$230,000
System Verilog UVM OVM C C++ SystemC Perl RTL Verification ASIC Design FPGA Emulators DSP Scripting
10+ yrs exp