Principal SoC Design Engineer

Microsoft

Confirmed live today High trust
Hybrid

Quick summary

Work type
Hybrid
Location
—
Salary
$142,800–$274,800 / yr
Posted
11 days ago
Freshness
Confirmed live today
Closes
Mar 15, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $210k
This role $209k
$127k most similar roles pay here $291k

This role pays less than 52% of similar roles. Most pay $177,287–$243,600 — the shaded band above. At the midpoint, this role pays about $209k versus about $210k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 668 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 647 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Principal SoC Design Engineer

The Principal SoC Design Engineer joins the Artificial Intelligence System on Chip (AISoC) Silicon team to drive various facets of high performance, high bandwidth AI accelerator designs. In this role, you will perform verification of Intellectual Property microarchitecture specifications, Register Transfer Level design, and System on Chip integration including clocking and resets. You will also manage synthesis and static checks such as Lint and Clock/Reset domain crossings while collaborating with architecture, verification, and physical design teams to ensure implementations meet specifications. The role requires expertise in SoC complexes, ASIC designs, timing constraints, Power, Performance, Area trade-offs, and Post-Silicon Debug. Technical skills include experience with complex algorithmic designs for AI usages and script development. This position focuses on the technical challenges of developing specialized silicon for artificial intelligence applications within a cloud infrastructure environment.

What you'll do

  • Drive high performance and high bandwidth AI accelerator designs.
  • Verify Intellectual Property (IP) microarchitecture specifications.
  • Develop Register Transfer Level (RTL) designs for SoC components.
  • Manage System on Chip (SOC) integration including clocking and resets.
  • Perform synthesis and static checks such as Lint and Clock/Reset domain crossings.
  • Ensure designs are implemented and verified according to technical specifications.
  • Coordinate with architecture, verification, and physical design teams to meet project goals.

What we're looking for

  • A Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field and 3+ years of technical engineering experience.
  • A Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 6+ years of technical engineering experience.
  • A Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 8+ years of technical engineering experience.
  • Equivalent professional experience to the degrees listed above.
  • Ability to pass Microsoft Cloud background checks and meet government security screening requirements.
  • Ability to provide proof of citizenship or protected status for access to export-controlled information.
  • 10+ years expertise in Verification of SoC complexes (preferred).
  • 8+ years of experience delivering successful IP or ASIC/SOC designs, Lint, Synthesis, PPA trade-offs, and Post-Silicon Debug (preferred).

More like this

Similar roles

Principal Engineer, SOC Design

Samsung Semiconductor

San Jose, CA +1 25 days ago $219,000–$351,000
ASIC RTL SoC ARM DDR UCIe Ethernet AMBA DFT STA Synthesis Lint CDC PPA silicon bring up ATE Logic Design
10+ yrs exp

Principal Subsystem Design Engineer

Microsoft

19 days ago $142,800–$274,800
Verilog SystemVerilog RTL Design SoC PCIe HBM AMBA AXI DMA Synthesis Timing Constraints CDC Lint RDC DFT Python Perl Agile Post-Silicon Debug
8+ yrs exp Hybrid

SoC Physical Design Methodology Engineer

Apple Inc

San Jose, CA 173 days ago $184,700–$324,800
Physical Design SoC PPA Parasitic Extraction Spice Static Timing Analysis Python Tcl Machine Learning Data Science Circuit Design Signoff Flows Power Delivery Interconnects
10+ yrs exp

SoC Physical Design Methodology Engineer

Apple Inc

Austin, TX 171 days ago
Physical Design SoC PPA Python Tcl Spice Static Timing Analysis Parasitic Extraction Circuit Design Machine Learning Data Science Signoff Flows Power Delivery Interconnects
3+ yrs exp

SoC Physical Design Methodology Engineer

Apple Inc

Austin, TX 173 days ago
Physical Design SoC PPA Parasitic Extraction Spice Static Timing Analysis Python Tcl Machine Learning Data Science Circuit Design Power Delivery Signoff Flows Interconnects
10+ yrs exp