SoC Physical Design Methodology Engineer

Apple Inc

Confirmed live 2 days ago Trusted

Quick summary

Work type: On-site
Location: Austin, TX
Posted: 156 days ago
Freshness: Confirmed live 2 days ago
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $198k

$139k most similar roles pay here $254k

This listing doesn't post a salary. Most similar roles pay $168,425–$227,500.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1984 open roles on FindRole.

Listed pay typically runs $175,000–$277,600 across 1590 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · SoC Physical Design Methodology Engineer

Role Posting Log in to save

As a SoC Physical Design Methodology Engineer, you will join a dynamic team focused on creating and implementing robust methodologies to optimize the power, performance, and area of on-chip interconnects. You will perform electrical analysis to understand how physical effects impact design performance and develop construction methodologies to mitigate any degradation found in silicon. Your daily work involves running signoff flows, comparing results to silicon measurements, and collaborating with standard cell teams to improve yield and engineering productivity. You will also partner with CAD and design teams to update production flows while applying data science and machine learning techniques where necessary. Required skills include expertise in parasitic extraction, performance analysis, power delivery, Spice simulations, static timing analysis, and proficiency in Python and Tcl scripting for large-scale flow development on advanced technology nodes.

Skills

Physical Design SoC PPA Parasitic Extraction Spice Static Timing Analysis Python Tcl Machine Learning Data Science Circuit Design Power Delivery Signoff Flows Interconnects

What you'll do

Create and implement methodologies to improve the power, performance, and area (PPA) of on-chip interconnects.
Perform electrical analysis to determine how physical effects impact the performance of SoC designs.
Develop construction methodologies to mitigate PPA degradation identified in silicon.
Run signoff flows and compare results against measurements from fabricated silicon to ensure accurate modeling.
Collaborate with standard cell teams to identify new cells that improve yield and engineering productivity.
Drive updates to production design flows in coordination with CAD and design teams.
Develop strategies to verify theoretical designs through silicon testing.
Apply data science and machine learning techniques to craft and refine physical design methodologies.

What we're looking for

Bachelor's degree in Electrical Engineering, Computer Science, or a related field.
10+ years of relevant industry experience.
At least 5 years of physical design experience on SoC designs.
Experience working with advanced technology nodes.
Deep knowledge of interconnects, parasitic extraction, performance analysis, and power delivery.
Proficiency in circuit design and running or modifying Spice simulations.
Familiarity with static timing analysis tools and methodologies.
Proven understanding of scripting languages such as Python and Tcl.

Save