Browse tech roles

CPU PPA Pathfinding Physical Synthesis Floorplanning Place and Route Clock Tree Synthesis Static Timing Analysis Power Analysis Signoff Python Tcl Perl Cadence Synopsys UPF ASIC SoC +11 more Show less

Physical Design ASIC Design Flow Synthesis Place and Route Clock Tree Synthesis floor planning TCL Perl Shell Python DFM Signal Integrity FinFET +8 more Show less

Physical Design PPA Place and Route Timing Analysis EM Noise Analysis Back-end Verification Floor planning Clock Distribution Power Distribution Scripting Design for Yield Manufacturability Thermal Management +9 more Show less