Fabric IP Designer

Microsoft

Confirmed live 2 days ago High trust
Hybrid

Quick summary

Work type
Hybrid
Location
—
Salary
$102,100–$202,200 / yr
Posted
4 days ago
Freshness
Confirmed live 2 days ago
Closes
Mar 20, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $192k
This role $152k
$87k most similar roles pay here $246k

This role pays less than 82% of similar roles. Most pay $162,000–$222,000 — the shaded band above. At the midpoint, this role pays about $152k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 644 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 624 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Fabric IP Designer

The Fabric IP Designer joins the Fabric IP Design team within the Compute Silicon & Manufacturing Engineering organization to develop advanced components of the memory sub-system. This role involves owning design blocks within complex, coherent fabrics and bridge IPs while managing all aspects of the design flow, including RTL coding, Lint, CDC, and timing closure. The engineer will build automation and AI-based solutions to improve organizational efficiency and collaborate with verification teams to ensure functional correctness. Key technical requirements include proficiency in Verilog simulators, connectivity tools, and scripting languages like Perl, Tcl, and Python. Candidates should possess knowledge of Computer Architecture, SoC design principles, and industry standard protocols such as AXI or CHI. The role focuses on solving hardware manufacturing challenges by optimizing the design of high-performance computer chips for cloud infrastructure.

What you'll do

  • Develop advanced components of the memory sub-system.
  • Create automation and AI-based solutions to improve organizational efficiency.
  • Own design blocks within complex, coherent fabrics and bridge IPs.
  • Manage all aspects of the design flow including RTL coding, Lint, CDC, and timing closure.
  • Work with verification teams to develop test plans and ensure functional correctness.
  • Interface with performance modeling and physical design teams to optimize technical tradeoffs.

What we're looking for

  • A Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 2+ years of technical engineering experience.
  • A Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 1+ year of technical engineering experience.
  • Ability to pass Microsoft Cloud Background Check and meet export control regulations for access to restricted information.
  • Proof of citizenship, residency, or other protected status is required for assessment of eligibility to access export-controlled information.
  • 5+ years of related technical engineering experience (preferred).
  • Doctorate degree in Electrical Engineering, Computer Science, Computer Engineering, or related field (preferred).
  • 3+ years of digital logic design experience for ASIC or FPGA (preferred).
  • Proficiency in computer architecture, digital design, and front-end tools like Verilog simulators and CDC checkers (preferred).

More like this

Similar roles

ASIC Design Engineer

Apple Inc

Sunnyvale, CA 28 days ago $184,700–$324,800
Verilog System Verilog RTL ASIC Design SoC Digital Signal Processing Synthesis Power-Gating AMBA AXI AHB APB Python Perl TCL Linting CDC RDC
10+ yrs exp

ASIC Design Engineer, IP Integration & Implementation

Apple Inc

Sunnyvale, CA 58 days ago $184,700–$324,800
RTL ASIC Design AMBA AXI AHB APB UPF Python Perl TCL Logic Synthesis Static Timing Analysis Formal Verification Floorplanning Timing Closure Low-Power Design FPGA
10+ yrs exp

Principal Subsystem Design Engineer

Microsoft

17 days ago $142,800–$274,800
Verilog SystemVerilog RTL Design SoC PCIe HBM AMBA AXI DMA Synthesis Timing Constraints CDC Lint RDC DFT Python Perl Agile Post-Silicon Debug
8+ yrs exp Hybrid

RFIC Layout Designer

SpaceX

Redmond, WA 67 days ago $105,000–$145,000
RFIC Layout Analog Layout IC Design mixed signal Python Perl Shell Scripting Linux Revision Control Circuit Design
1+ yrs exp

RFIC Layout Designer

SpaceX

Palo Alto, CA 67 days ago $115,000–$155,000
RFIC Layout Analog Layout IC Design mixed signal Python Perl Shell Scripting Linux Revision Control Circuit Design tape out
1+ yrs exp

RFIC Layout Designer

SpaceX

Irvine, CA 67 days ago $105,000–$140,000
RFIC Layout Analog Layout mixed signal design Python Perl Shell Scripting Linux Revision Control Systems Circuit Design
1+ yrs exp