ASIC Design Engineer, IP Integration & Implementation

Apple Inc

Confirmed live 2 days ago Trusted

Quick summary

Work type
On-site
Location
Sunnyvale, CA
Salary
$184,700–$324,800 / yr
Posted
44 days ago
Freshness
Confirmed live 2 days ago

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $191k
This role $255k
$129k most similar roles pay here $346k

This role pays more than 95% of similar roles. Most pay $165,187–$216,250 — the shaded band above. At the midpoint, this role pays about $255k versus about $191k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1984 open roles on FindRole.

Listed pay typically runs $175,000–$277,600 across 1590 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · ASIC Design Engineer, IP Integration & Implementation

As an ASIC Design Engineer — IP Integration & Implementation within the Hardware Technologies group, you will join the Pixel IP design team to develop high-performance, power-efficient system-on-chips. You will be responsible for complex subsystem integration and implementation, specifically focusing on building pixel processing engines to capture and display images and video. Your daily responsibilities include writing micro-architectural specifications, crafting high-quality RTL with embedded assertions, and collaborating with physical design teams to optimize timing, area, and power. You will manage designs across multiple clock and reset domains while ensuring compliance with industry best practices. The role requires expertise in ASIC/FPGA design methodologies, including logic synthesis, static timing analysis, and UPF power intent specifications. Technical skills include proficiency in AMBA bus protocols like AXI, AHB, and APB, along with scripting languages such as Python, Perl, and TCL.

What does a ASIC Design Engineer earn in California?

Median $214000 from 47 postings across 8 companies.

See salary data

What you'll do

  • Write detailed micro-architectural and integration specifications for pixel processing engines.
  • Develop high-quality RTL with embedded assertions and cover points for digital hardware design.
  • Collaborate with physical design teams to optimize timing, area, and power in silicon.
  • Implement industry best practices for managing power, clock, and reset domains.
  • Debug and verify functionality and performance alongside design verification and formal verification teams.
  • Manage deliverables independently to align with project goals and cross-functional engineering efforts.

What we're looking for

  • Bachelor's degree and 10+ years of relevant industry experience.
  • Experience in IP/SoC design, integration at the chip or subsystem level, and implementation.
  • Knowledge of ASIC/FPGA design methodology including logic synthesis, static timing analysis, and logic equivalence checking.
  • Experience with system design methodologies involving multiple clock and reset domains.
  • Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB).
  • Experience in low-power design using tools and methodologies like UPF power intent specification.
  • Proficiency in scripting languages including Python, Perl, or TCL.
  • Strong collaboration skills with excellent written and verbal communication.

More like this

Similar roles

ASIC Design Engineer, IP Integration & Implementation

Apple Inc

Sunnyvale, CA 22 days ago $150,400$277,600
RTL ASIC Design AMBA AXI AHB APB UPF Python Perl TCL Logic Synthesis Static Timing Analysis Formal Verification Floorplanning Timing Closure Low-Power Design
3+ yrs exp

ASIC Design Engineer

Apple Inc

Sunnyvale, CA 14 days ago $129,300$194,700
Verilog System Verilog RTL ASIC Design Digital Signal Processing AMBA AXI AHB APB Synthesis Python Perl TCL SystemC C++ Finite State Machines Pipelining High-Level Synthesis

ASIC Design Engineer

Apple Inc

Sunnyvale, CA 14 days ago $184,700$324,800
Verilog System Verilog RTL ASIC Design SoC Digital Signal Processing Synthesis Power-Gating AMBA AXI AHB APB Python Perl TCL Linting CDC RDC
10+ yrs exp

ASIC Design Engineer

Apple Inc

Sunnyvale, CA 14 days ago $150,400$277,600
Verilog System Verilog RTL ASIC SoC Digital Signal Processing AMBA AXI AHB APB Python Perl TCL Synthesis power-gating CDC RDC
5+ yrs exp

ASIC Design and Integration Engineer

Apple Inc

Cupertino, CA 144 days ago $184,700$324,800
SystemVerilog RTL Design ASIC Design Synthesis Timing Analysis Power Optimization PCIe FPGA Prototyping CDC RDC LINT LEC High-speed I/O Formal Verification Simulation
10+ yrs exp

ASIC Design and Integration Engineer

Apple Inc

Cupertino, CA 32 days ago $129,300$194,700
SystemVerilog RTL Design ASIC Design Synthesis Timing Analysis Power Optimization Formal Verification CDC RDC PPA Micro-architecture Digital Design