ASIC Design Engineer, IP Integration & Implementation

Apple Inc

Confirmed live today Low trust

Quick summary

Work type
On-site
Location
Sunnyvale, CA
Salary
$184,700–$324,800 / yr
Posted
90 days ago
Freshness
Confirmed live today
Nearby
99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $192k
This role $255k
$129k $346k
below market most similar roles pay here above market

This role pays more than 97% of similar roles. Most pay $165,063–$218,075 — the blue band above. At the midpoint, this role pays about $255k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3497 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2702 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · ASIC Design Engineer, IP Integration & Implementation

Role Posting Log in to save

The ASIC Design Engineer — IP Integration & Implementation joins the Hardware Technologies group to develop high-performance, power-efficient system-on-chips. Working within the Pixel IP design team, the engineer handles complex subsystem integration and implementation to build pixel processing engines for capturing and displaying images and video. Key responsibilities include writing micro-architectural specifications, authoring high-quality RTL with embedded assertions, and collaborating with physical design teams to optimize timing, area, and power. The role requires expertise in logic synthesis, static timing analysis, logic equivalence checking, and handling multiple clock and reset domains. Candidates should be proficient with AMBA protocols like AXI, AHB, and APB, as well as UPF power intent specifications. Technical skills must include scripting in Python, Perl, and TCL to support front-end design and verification.

What does a ASIC Design Engineer earn in California?

Median $214000 from 49 postings across 7 companies.

See salary data

Skills

ASIC Design RTL SoC Design IP Integration Logic Synthesis Static Timing Analysis Logic Equivalence Checking AMBA AXI AHB APB UPF Python Perl TCL FPGA Formal Verification Floorplanning Timing Closure

What you'll do

  • Write detailed micro-architectural and integration specifications for complex subsystems.
  • Write high-quality RTL with embedded assertions and cover points for digital hardware design.
  • Optimize timing, area, and power for silicon designs in coordination with physical design teams.
  • Implement industry best practices for managing power, clock, and reset domains.
  • Debug and verify functionality and performance with design verification and formal verification teams.
  • Manage deliverables independently to align with project goals and cross-functional engineering efforts.

What we're looking for

  • 10+ years of relevant industry experience.
  • Deep experience in IP/SoC design, integration at the chip or subsystem level, and implementation (preferred).
  • Knowledge of ASIC/FPGA design methodology, including logic synthesis, static timing analysis, and logic equivalence checking (preferred).
  • Experience with system design methodologies containing multiple clock and reset domains (preferred).
  • Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB) (preferred).
  • Experience in low-power design issues, tools, and methodologies including UPF power intent specification (preferred).
  • Knowledge of scripting languages such as Python, Perl, and TCL (preferred).
  • Bachelor's degree.

Related searches

More ASIC Design Engineer jobs ASIC Design Engineer jobs in Sunnyvale All jobs at Apple Inc

More like this

Similar roles

ASIC Design Engineer, IP Integration & Implementation

Apple Inc

Sunnyvale, CA 68 days ago $150,400–$277,600
RTL ASIC Design SoC Design AMBA AXI AHB APB UPF Python Perl TCL Logic Synthesis Static Timing Analysis Logic Equivalence Checking Formal Verification Floorplanning Timing Closure
3+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Sunnyvale, CA 60 days ago $184,700–$324,800
ASIC Design RTL Verilog System Verilog SoC Digital Design Synthesis Python Perl TCL AMBA AXI AHB APB power-gating CDC RDC Logic Equivalence Check Formal Verification
10+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Sunnyvale, CA 60 days ago $150,400–$277,600
Verilog System Verilog RTL ASIC Design SoC Synthesis AMBA AXI AHB APB Python Perl TCL CDC RDC Logic Equivalence Check Linting Formal Verification Digital Signal Processing power-gating
3+ yrs exp
Save

ASIC Design Engineer, Pixel IP

Apple Inc

Sunnyvale, CA 60 days ago $129,300–$194,700
Verilog System Verilog RTL ASIC Design Digital Signal Processing AMBA AXI AHB APB Python Perl TCL SystemC C++ High-Level Synthesis Synthesis Power Analysis Finite State Machines
Save

ASIC Design and Integration Engineer

Apple Inc

Cupertino, CA 7 days ago $184,700–$324,800
Verilog RTL ASIC Design SOC Design CDC Lint Synthesis ECO Python Perl Tcl STA Physical Design GenAI System Architecture
10+ yrs exp
Save

ASIC Design and Integration Engineer

Apple Inc

Cupertino, CA 40 days ago $150,400–$277,600
SystemVerilog RTL Design ASIC Design Synthesis Timing Analysis Formal Verification FPGA Prototyping PCIe CDC RDC LINT LEC Power Optimization Low-Power Design
3+ yrs exp
Save