ASIC Engineer

Cisco

Confirmed live today High trust

Hybrid

Quick summary

Work type: Hybrid
Location: San Jose, CA
Salary: $138,100–$196,500 / yr
Employment: Full-time
Posted: 12 days ago
Freshness: Confirmed live today
Closes: Oct 16, 2026
Nearby: 99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $189k

This role $167k

$127k most similar roles pay here $241k

This role pays less than 70% of similar roles. Most pay $160,000–$217,500 — the shaded band above. At the midpoint, this role pays about $167k versus about $189k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 237 open roles on FindRole.

Listed pay typically runs $167,700–$245,200 across 183 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · ASIC Engineer

Role Posting Log in to save

As an ASIC Engineer (hybrid), you will join a multi-disciplined engineering team to define, design, and verify ASIC subsystems for various platforms. You will be responsible for meeting power, performance, and area goals while developing high-volume, high-quality products. Your daily responsibilities include overseeing project code, debugging complex blocks, documenting functional specifications, and managing the flow from block specification to tapeout. You will lead design verification activities, write and execute test plans for both digital and analog/mixed signal products, and drive signal and power integrity during integration. The role requires expertise in physical design, RTL changes, and subsystem validation. You will also help define the processes and tools used for complex developments. This position focuses on solving technical challenges related to high-performance ASIC integration and ensuring robust hardware functionality across diverse product lines.

Skills

ASIC RTL mixed signal Physical Design Power Integrity Tapeout Test Benches Verification

What you'll do

Define, design, and verify ASIC subsystems to meet power, performance, and area goals.
Own complex code blocks, perform debugging, and document functional and user specifications.
Manage the full block flow from initial specification through to tapeout.
Write and execute test plans and test benches for both digital and analog/mixed signal products.
Lead design verification activities and conduct peer reviews for owned code.
Manage the physical design of multiple blocks or high-complexity components.
Drive Signal and Power integrity during the ASIC integration process.
Analyze and validate subsystems to ensure they meet project milestones.

What we're looking for

Bachelor's degree plus 5 years of related experience, or Master's degree plus 3 years of related experience, or PhD.
Experience in defining, designing, and verifying ASIC and ASIC subsystems for high-volume production.
Ability to manage the full design flow from block specification to tapeout.
Experience writing and executing test plans and test benches for digital and analog/mixed signal products.
Proficiency in leading design verification activities and conducting code reviews.
Ability to drive Signal and Power integrity for ASIC integration.
Capability to own physical design for multiple blocks or one high-complexity block.

Similar roles

Senior ASIC Engineer

Cisco

San Jose, CA 32 days ago $167,700–$245,200

ASIC System Verilog UVM Veloce Palladium Zebu HAPS C C++ Python Perl Linux Networking Post-silicon Lab Bring-up Verification Methodology Silicon One

7+ yrs exp Hybrid

Save

ASIC Engineer

Cisco

San Jose, CA 26 days ago $167,700–$245,200

ASIC ATE 93000 Smartscale Exascale C C++ Java Python JMP AI ML Statistical Analysis DFT VLSI Silicon Debug Failure Analysis Data Analytics

8+ yrs exp

Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 143 days ago $129,300–$194,700

ASIC Design RTL Micro-architecture SoC DRAM PHY DFI Simulators System Architecture

Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 50 days ago $116,000–$189,750

RTL Verilog Microarchitecture VLSI Design Logic Synthesis Timing Analysis Python Perl C C++ SoC GPU Digital Systems Computer Architecture Post-Silicon Validation ASIC Design

2+ yrs exp

Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 169 days ago $150,400–$277,600

ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Simulators System Architecture

3+ yrs exp

Save

ASIC Design Engineer

Apple Inc

Beaverton, OR 169 days ago

Verilog RTL SOC Design Lint CDC Synthesis ECO STA Physical Design Python Perl TCL Microarchitecture Asynchronous Interfaces

10+ yrs exp

Save