ASIC Engineer

Cisco

Confirmed live today High trust
Closes in 4 days

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$167,700–$245,200 / yr
Employment
Full-time
Posted
47 days ago
Freshness
Confirmed live today
Closes
Oct 31, 2026 (soon)
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $190k
This role $206k
$134k $257k
below market most similar roles pay here above market

This role pays more than 61% of similar roles. Most pay $162,000–$217,500 — the blue band above. At the midpoint, this role pays about $206k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 307 open roles on FindRole.

Listed pay typically runs $167,700–$245,000 across 224 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · ASIC Engineer

Role Posting Log in to save

The ASIC Engineer joins the Silicon Operations Quality and Reliability team to ensure the production readiness of Silicon One products. This role involves driving qualification, reliability, and RMA testing activities for advanced ASICs used in high-performance networking and data infrastructure. The engineer will partner with Product Test Engineering, DFT, and Design Engineering teams to define ATE test strategies, hardware requirements, and data analytics workflows. Daily responsibilities include performing silicon failure analysis to isolate issues down to the flop or cell level, developing test coverage patterns, and analyzing reliability data to identify trends. Required technical skills include experience with Advantest 93000 Smartscale and Exascale, as well as proficiency in C, C++, Java, and Python. The role addresses complex engineering challenges in semiconductor manufacturing and silicon validation.

Skills

ASIC ATE Silicon Debug C C++ Java Python JMP AI/ML DFT SoC VLSI Statistical Analysis Failure Analysis IC Test Engineering

What you'll do

  • Drive qualification, reliability, and RMA testing activities for Silicon One ASIC products using ATE platforms.
  • Define ATE test strategies, qualification hardware requirements, and data analytics workflows with cross-functional engineering teams.
  • Perform silicon failure analysis and debug system-level failures down to the flop or cell level.
  • Develop and enhance test coverage by defining new patterns and parametric conditions.
  • Correlate ATE behavior to system failures and transition validated solutions into volume manufacturing.
  • Analyze qualification and reliability data to identify trends and improve overall product reliability.

What we're looking for

  • Bachelor’s degree or higher in Electrical Engineering, Computer Engineering, or equivalent experience.
  • 8+ years of experience in IC test engineering, SoC/VLSI test bring-up, characterization, and production testing.
  • Experience with Advantest 93000 Smartscale and Exascale for test program development, silicon debug, and characterization.
  • Hands-on experience debugging silicon failures and isolating issues to the flop or cell level.
  • Proficiency in C, C++, Java, 93k test methods, and Python.
  • Experience with IC component qualification and reliability failure modes (preferred).
  • Working knowledge of data analysis tools such as JMP, statistical analysis methods, and AI/ML techniques for test data analytics (preferred).
  • Knowledge of electrical and physical failure analysis techniques (preferred).

Related searches

More ASIC Engineer jobs ASIC Engineer jobs in San Jose All jobs at Cisco

More like this

Similar roles

ASIC Engineer

Cisco

San Jose, CA 22 days ago $155,000–$222,600
ATE ASIC DFT Scan ATPG JTAG MBIST PVT SerDes C C++ Java Python Perl SOC VLSI 93k test methods Advantest 93000 Smartest 7
3+ yrs exp Hybrid
Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 40 days ago $129,300–$194,700
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Memory Subsystem Simulators System-on-a-Chip Architecture Research
Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 164 days ago $129,300–$194,700
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Memory Subsystem Simulators System-on-a-Chip Architecture Research
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 71 days ago $116,000–$189,750
RTL Design Verilog Microarchitecture Logic Synthesis Timing Analysis Python Perl C/C++ VLSI Design Digital Systems Computer Architecture ASIC Design SoC Post-Silicon Validation Front-end Flow
2+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Cupertino, CA 82 days ago $150,400–$277,600
ASIC Design SoC Design Logic Design Lint CDC Synthesis ECO STA Physical Design Power Management Clock Management Python Perl TCL Microarchitecture IP Integration
3+ yrs exp
Save

ASIC Design Engineer

Apple Inc

Cupertino, CA 82 days ago $184,700–$324,800
ASIC Design SoC Design Logic Design Lint CDC Synthesis ECO STA Physical Design Power Management Clock Management Python Perl TCL Microarchitecture IP Integration
10+ yrs exp
Save