ASIC Design Engineer

Apple Inc

Quick summary

Work type: On-site
Location: Beaverton, OR
Posted: 50 days ago

Market check

Salary context

How this pay compares to similar roles

Similar $191k

$143k most similar roles pay here $234k

This listing doesn't post a salary. Most similar roles pay $165,250–$216,250.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1395 open roles on FindRole.

Listed pay typically runs $163,300–$272,100 across 1120 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · ASIC Design Engineer

Apply Now Log in to save

As an ASIC Design Engineer at our leading-edge hardware team, you will play a crucial role in the design and development of complex SOC systems. Your daily tasks include writing microarchitecture specifications, implementing and debugging intricate logic designs, integrating IPs into SOCs, and supporting front-end integration activities such as Lint, CDC, Synthesis, and ECO. You will collaborate closely with specialists from various teams including Verification, Emulation, STA, and Physical Design, as well as software and systems engineers to ensure high-quality chip development. Ideal candidates have extensive experience in Verilog RTL logic design, multiple clock domains, asynchronous interfaces, and front-end tools like Perl, Python, or TCL. Knowledge of system architecture, CPU & IP integration, and power management is highly desirable for this role at a company known for its cutting-edge SOC products.

Skills

Verilog Python Perl TCL CI/CD

What you'll do

Write detailed microarchitecture and design specifications for SOC components.
Design, implement, and debug complex logic designs using Verilog RTL.
Integrate complex IPs into the SOC to ensure seamless functionality.
Support front-end integration activities including Lint, CDC, Synthesis, and ECO.
Collaborate with verification, emulation, STA, and physical design teams.

What we're looking for

Verilog RTL logic design experience.
Experience writing specifications and converting them to designs.
Proficiency in front-end tools and methodologies for chip development.
Knowledge of system architecture, CPU & IP integration, power management.
Ability to collaborate effectively with SOC Design teams and software groups.

Similar roles

ASIC Design Engineer

Apple Inc

Beaverton, OR 50 days ago

Verilog Python Perl TCL Kubernetes CI/CD Docker Git JIRA Confluence PostgreSQL Mentor Graphics Calibre Synopsys DC Cadence Genus VCS Simulator ModelSim

Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 50 days ago $147,400–$272,100

RTL Verilog SystemVerilog Docker CI/CD Python PostgreSQL Kubernetes AWS Terraform DRAM DFI PHY_architecture performance_simulators

Save

ASIC Design Engineer

Broadcom

Irvine, CA +1 69 days ago $108,000–$172,800

EDA Synthesis Design_for_Test Floorplanning Place_and_Route Clock_Methodology Power_Planning_Analysis Timing_Closure Signal_Integrity Physical_Design_Checks

Save

ASIC Design and Integration Engineer

Apple Inc

Beaverton, OR 50 days ago

SystemVerilog RTL design synthesis timing analysis PCIe CDC RDC LINT LEC low-power design techniques FPGA prototyping

Save

Careers

Qualcomm

Santa Clara, CA 90 days ago

Python Perl AMBA AHB APB AXI PCIe USB CoreSight AI/ML DFT FPGA CDC Clocking_architecture NoC

Save

ASIC Design Engineer

Cisco

San Jose, CA 6 days ago $165,000–$241,400

Verilog SystemVerilog Python Perl TCL shell PCIe Ethernet_MAC DDR_LPDDR DMA_engines AXI CHI APB AHB RDMA NVMe-over-TCP ASIC_design_flows static_timing_analysis emulation formal_verification

Save