ASIC Engineer

Cisco

Confirmed live today High trust

Closes in 3 days Hybrid

Quick summary

Work type: Hybrid
Location: San Jose, CA
Salary: $155,000–$222,600 / yr
Employment: Full-time
Posted: 22 days ago
Freshness: Confirmed live today
Closes: Oct 30, 2026 (soon)
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $190k

This role $189k

$135k $240k

below market most similar roles pay here above market

This role pays more than 55% of similar roles. Most pay $162,000–$217,500 — the blue band above. At the midpoint, this role pays about $189k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 307 open roles on FindRole.

Listed pay typically runs $167,700–$245,000 across 224 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · ASIC Engineer

Role Posting Log in to save

ASIC Engineer The ASIC Engineer joins the Silicon Operations team to support the Central Hardware Group and Test Engineers. This role serves as a vital bridge to NPI teams and manufacturing partners to triage failures and maintain OSAT production lines. Key responsibilities include leading ATE test bring-up, characterizing units, and releasing test programs to production. The engineer will perform pattern generation, debug coverage gaps, and implement innovative tests to improve quality. Required technical skills include experience with SOC/VLSI bring-up, production, and characterization, along with proficiency in C, C++, Java, PERL, and Python. Candidates must possess working knowledge of Advantest 93000 testers and understand DFT insertion techniques such as Scan, ATPG, JTAG, MBIST, PVT, and SerDes to solve complex hardware manufacturing and yield issues.

Skills

ATE ASIC DFT Scan ATPG JTAG MBIST PVT SerDes C C++ Java Python Perl SOC VLSI 93k test methods Advantest 93000 Smartest 7

What you'll do

Lead ATE test bring-up for Cisco ASICs to characterize units and release programs to production.
Design and implement innovative tests to improve overall test quality and coverage.
Generate patterns and debug systems to identify and resolve coverage gaps.
Manage high-volume manufacturing tests in coordination with Tier-1 OSAT partners.
Triage production failures and resolve quality issues on OSAT production lines.
Develop test code using C, C++, Java, PERL, and Python for 93k test methods.

What we're looking for

Bachelor’s degree or higher in Electrical Engineering/Computer Engineering (or equivalent experience).
3+ years’ experience in SOC/VLSI/bring-up, production, characterization, and test engineering.
Applied working knowledge of Advantest 93000 tester (Smartest 7 and 8) for characterization and production testing.
Experience writing code in C, C++, Java, 93k test methods, PERL, and Python.
Excellent knowledge of state-of-the-art trends in DFT insertion techniques, including Scan, ATPG, JTAG, MBIST, PVT and SerDes (preferred).
Experience with yield improvement and test time reduction activities (preferred).
Proven teamwork, collaboration, problem-solving, and multi-functional leadership skills (preferred).

Similar roles

ASIC Engineer

Cisco

San Jose, CA 47 days ago $167,700–$245,200

ASIC ATE Silicon Debug C C++ Java Python JMP AI/ML DFT SoC VLSI Statistical Analysis Failure Analysis IC Test Engineering

8+ yrs exp

Save

ASIC Engineering Technical Leader

Cisco

San Jose, CA 28 days ago $186,900–$267,700

ASIC VLSI SOC DFT Scan ATPG JTAG MBIST PVT SerDes Advantest 93000 JMP SRAM Characterization Qualification Yield Improvement

9+ yrs exp Hybrid

Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 40 days ago $129,300–$194,700

ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Memory Subsystem Simulators System-on-a-Chip Architecture Research

Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 164 days ago $129,300–$194,700

ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Memory Subsystem Simulators System-on-a-Chip Architecture Research

Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 71 days ago $116,000–$189,750

RTL Design Verilog Microarchitecture Logic Synthesis Timing Analysis Python Perl C/C++ VLSI Design Digital Systems Computer Architecture ASIC Design SoC Post-Silicon Validation Front-end Flow

2+ yrs exp

Save

ASIC Design Engineer

Apple Inc

Cupertino, CA 83 days ago $150,400–$277,600

ASIC Design SoC Design Logic Design Lint CDC Synthesis ECO STA Physical Design Power Management Clock Management Python Perl TCL Microarchitecture IP Integration

3+ yrs exp

Save