Browse tech roles

Static Timing Analysis (STA) Timing Closure Physical Design Logic Synthesis DFT RTL Noise Analysis Placement Routing Equivalence Checking Scan BIST AMS GPU LPU +10 more Show less

Static Timing Analysis (STA) Synthesis ECO Physical Design RTL Python Tcl Make Synopsys PrimeTime Cadence Tempus Logical Equivalence Checking (LEC) DFT Floor-planning Routing Noise Analysis +10 more Show less

STA Nanotime PrimeTime Tempus SPICE Digital Circuit Design Mixed-Signal Transistor-level Analysis DFT ECO EM/IR Analysis RTL Design Synthesis Auto Place and Route PVerf Post-Silicon Characterization Power Gating Multi-VT +13 more Show less

Systems Engineering DOORS V&V RF Test Equipment Signal Analyzers Signal Generators Spectrum Analyzers Test Automation Embedded Software Data Analysis Interface Definition Functional Decomposition +7 more Show less

Physical Design Static Timing Analysis Logic Synthesis Floorplanning clock-tree synthesis Routing ECO RTL Python Tcl Perl Make AI ML DL LLMs EDA Tools Signoff IR Drop Xtalk +15 more Show less

Static Timing Analysis (STA) Timing Closure Physical Design Logic Synthesis DFT RTL Noise Analysis Placement Routing Equivalence Checking AMS GPU LPU +8 more Show less

STA TCL Python Perl PrimeTime Tempus ICC2 Innovus RTL GDS Spice ASIC CTS AOCV POCV Signal Integrity Layout Parasitic Extraction +12 more Show less

Physical Design Static Timing Analysis STA Power Analysis Logic Synthesis Equivalence Checking Placement Routing Python Perl Tcl Make Cadence Synopsys Siemens AI ML RTL GDSII +14 more Show less

STA TCL Python Perl PrimeTime Tempus ICC2 Innovus RTL GDS Spice ASIC CTS AOCV POCV Signal Integrity Layout Parasitic Extraction +12 more Show less

Static Timing Analysis PrimeTime Tempus TCL Python Perl SDC RTL Logic Synthesis PnR Parasitic Extraction Logic Equivalence clock-domain crossing Assertion Based Verification CPU Microarchitecture +10 more Show less

STA Timing Closure Physical Design RTL Synthesis DFT Clocking TCL Python Perl Shell Scripting ECO VLSI CMOS EDA Tools XALK POCVM ETMs +13 more Show less

STA ASIC Design Primetime Tcl Perl SDC Synthesis DFT Physical Design Timing Closure Signal Integrity RTL SoC Design +8 more Show less

STA ASIC Design Timing Closure Primetime SDC Tcl Perl Synthesis DFT Physical Design Signal Integrity RTL Timing Constraints +8 more Show less

Static Timing Analysis Python C Perl Tcl DFT Physical Design Machine Learning Design of Experiments Primetime Tempus Tetramax Tessent Data Mining Silicon Debug Semiconductor Processing +11 more Show less

STA ASIC Design Primetime SDC Tcl Perl Synthesis DFT Timing Closure Signal Integrity RTL SoC Design +7 more Show less

STA ASIC Design Timing Closure Primetime SDC Tcl Perl Synthesis DFT Backend Signal Integrity RTL Clock Structure +8 more Show less

STA Timing Closure Primetime SDC Tcl Perl ASIC Design Synthesis DFT Physical Design Signal Integrity RTL Clock Structure +8 more Show less

Static Timing Analysis STA SoC Python Tcl SDC Gate-Level Flows Timing Closure Timing Analysis Power Reduction Cross-talk Variation +7 more Show less

Static Timing Analysis STA SoC Python Tcl SDC Gate-Level Flows Timing Closure Timing Analysis Power Reduction Cross-talk Variation Timing Margins +8 more Show less

STA Timing Closure Physical Design Perl TCL SPICE ECO SoC Circuit Modeling OCV Crosstalk +6 more Show less