Timing Design Engineer
Quick summary
- Work type
- On-site
- Location
- Beaverton, OR
- Posted
- 45 days ago
Market check
Salary context
How this pay compares to similar roles
Similar $181k
$126k
most similar roles pay here
$228k
This listing doesn't post a salary. Most similar roles pay $152,875–$209,750.
Based on 240 similar postings.
Employer
About Apple Inc
Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software
Apple Inc currently has 638 open roles on FindRole.
Listed pay typically runs $171,600–$272,100 across 505 roles with salary data.
Most-posted roles
- Analog Layout Engineer 8
- GPU Performance Engineer, Platform Architecture 8
- Touch HW EE Validation Engineer 6
- ASIC Design Engineer - Pixel IP DMA 5
- Software Development Engineer 5
At a glance
TL;DR · Timing Design Engineer
As a Senior Timing Design Engineer joining our cutting-edge hardware team, you will play a pivotal role in ensuring the reliability and performance of complex digital circuits. Your primary responsibilities include analyzing timing constraints, optimizing signal integrity, and collaborating with cross-functional teams to resolve critical design issues. Day-to-day tasks involve using advanced EDA tools such as Cadence and Synopsys to perform static timing analysis, develop timing models, and create comprehensive reports for stakeholders. Proficiency in scripting languages like Python or Perl is essential for automating repetitive tasks and enhancing productivity. This role demands expertise in VLSI design flows, a deep understanding of CMOS technology, and familiarity with industry-standard verification methodologies such as UPF (Unified Power Format). You will work on large-scale projects that require meticulous attention to detail and the ability to navigate complex technical challenges within a fast-paced environment.
What you'll do
- Develop and optimize timing models for semiconductor designs.
- Analyze post-silicon data to refine pre-silicon timing predictions.
- Identify and mitigate potential timing violations in circuit design.
- Collaborate on the development of new timing analysis tools.
- Ensure compliance with industry standards for timing specifications.
What we're looking for
- Bachelor’s degree in Electrical Engineering or related field required.
- At least 3 years of experience in timing analysis and design for high-speed digital circuits.
- Proficiency in using EDA tools such as PrimeTime, Calibre, and ICC for timing closure.
- Strong understanding of clock distribution networks and phase-locked loops (PLLs).
- Experience with scripting languages like Python or Perl for automation tasks.
- Knowledge of industry-standard design flows and methodologies (e.g., UVM, OVM).
More like this
Similar roles
Timing Design Engineer
Apple Inc
San Diego, CA
45 days ago
$120,300–$210,100
Verilog
SystemC
VHDL
Cadence
Synopsys
Tensilica
Mentor Graphics
ModelSim
Python
Git
JIRA
Confluence
CI/CD
Physical Design Timing Engineer (STA)
Broadcom
San Jose, CA
15 days ago
$141,300–$226,000
Tcl
Python
Perl
Cadence
Synopsys
ASIC
STA
SDC
On-Chip_Variation
Signal_Integrity
IR-drop_aware_STA
MMMC_Analysis
ECOs
RTL
Physical_Design
DFT
Power_Performance_Area_Tradeoffs
EDA_Tools
Senior ASIC Timing Engineer
Nvidia
Santa Clara, CA
3 days ago
$136,000–$218,500
Static Timing Analysis
Timing Constraints Generation
ECOs
Physical Design Optimization
Synthesis
Placement
Routing
Logic Restructuring
STA Tools
Deep Sub-Micron Process Nodes
GPU STA
CPU STA
LPD STA
SOC STA
Logic Synthesis
Equivalence Checking
DFT Logic
AMS Designs
Methodology Development
Flow Development
Automation
Hybrid