Browse tech roles

Python C++ MATLAB Simulink Monte Carlo analysis EO/IR sensor phenomenology Detection theory Signal processing techniques Algorithm development Modeling and simulation Hardware-in-the-loop testing Physics-based modeling RF signal processing Multi-modal sensor fusion Systems engineering processes MBSE tools +11 more Show less

Python C++ MATLAB CUDA OpenCV Linux Git Monte Carlo analysis Hardware-in-the-loop testing Physics-based modeling EO/IR sensor phenomenology Detection theory SNR analysis Signal processing techniques Algorithm development +10 more Show less

Python Java ML NLP LLM HITL Precision/Recall Embeddings Classifiers Ranking Systems Data Collection Feature Engineering Model Evaluation Deployment CI/CD Analytics SQL Kafka Redis Elasticsearch Docker Kubernetes AWS GCP Azure Git JIRA Confluence +23 more Show less

Python MATLAB C/C++ FPGA CPU GPU SDR PyTorch TensorFlow RF signal processing array processing beamforming adaptive signal processing active/passive radar synthetic aperture radar (SAR) waveform prototyping electronic warfare sensor system modeling sparse array processing compressed sensing AI/ML Deep Learning data fusion systems engineering project leadership +20 more Show less

Python Java Kafka Hadoop Spark PostgreSQL MongoDB AWS Azure Google Cloud Platform Docker Kubernetes CI/CD APIs GraphQL Entity Resolution Graph Analytics Machine Learning Data Science Fintech +15 more Show less

ANSYS_HFSS ANSYS_Q3D ANSYS_SIWAVE PCIe USB_4 GDDR6 LPDDR5X PDN_evaluation layout_extraction_tools spice_based_simulations VNA TDR DSO ParBERT JMP MATLAB +11 more Show less

HFSS Sigrity Hspice Cadence Allegro PCB designer Constraints Manager PCIE LPDDR DDR GDDR MIPI HDMI USB NRZ PAM4 +9 more Show less

HFSS ADS Matlab Cadence PowerSI/DC Allegro Simbeor HSpice VNA TDR Oscilloscopes Transmission line theory Channel modeling Signal integrity Power integrity 3-D field solvers High-speed NRZ and PAM4 SerDes PCB development PI analysis Optical transceiver module types +14 more Show less

SystemVerilog UVM OVM SystemVerilog Assertions (SVA) Python Perl Make TapeOut CI/CD Git SVK Mendota Heights MN Broomfield CO +8 more Show less

Xilinx Vivado FPGA RTL MATLAB Fixed_point_design Digital_signal_processing Multiple_clock_domain_designs +3 more Show less

SystemVerilog Verilog Perl Python SATA PCIe USB DFE CTLE CDR FPGA +6 more Show less

Cadence Hspice XA FineSim Spectre Verilog Matlab +2 more Show less

Cadence Hspice XA FineSim Spectre Verilog Matlab +2 more Show less

Python C Git JMP Linux Oscilloscopes Logic analyzers Spectrum analyzer TDR Phase noise analyzer Signal generators BER tester Memory system specifications High-speed memory technologies Signal integrity Power integrity Measurement theory Test instruments High-speed transceiver performance +14 more Show less

Python SystemVerilog MATLAB HSPICE Spectre Cadence_ADE-L Cadence_ADE-XL Perl Calibre ICV Monte-Carlo_Simulation Noise_Simulation Stability_Analysis DRC LVS +10 more Show less

Python Git MATLAB JMP SerDes measurement_theory test_instruments optical_transceivers +3 more Show less