Senior FPGA / RTL Design Engineer - Signal Processing

Motorola Solutions

Hybrid Actively hiring
Los Angeles, CA Posted 53 days ago $125,000–$195,000 / year
View original post Log in to save

At a glance

AI generated

TL;DR

Silvus is hiring a Senior FPGA Design Engineer to join the FPGA Engineering team, reporting directly to the Director of FPGA Engineering. This role involves architecting digital designs for wireless communication projects, including fixed-point design of signal processing blocks and RTL coding, simulation, and test bench development. The engineer will also handle FPGA synthesis, timing closure, hardware verification, and troubleshooting while collaborating with RF and software engineering teams. Ideal candidates have a Bachelor’s degree in Electrical Engineering or Computer Science and at least six years of experience in FPGA design, proficiency with Xilinx FPGAs and the Vivado IDE, and expertise in fixed-point binary arithmetic and multi-clock domain designs. The position focuses on developing advanced wireless systems for real-world communication challenges.

Skills

Xilinx Vivado FPGA RTL MATLAB Fixed_point_design Digital_signal_processing Multiple_clock_domain_designs

What you'll do

  • Design digital architectures for wireless communication projects.
  • Implement fixed-point signal processing blocks in collaboration with systems engineers.
  • Develop RTL code, simulations, and test benches for FPGA designs.
  • Perform FPGA synthesis and ensure timing closure for high-utilization designs.
  • Troubleshoot hardware issues and verify FPGA-based designs using logic analyzers.

What we're looking for

  • Minimum 6 years of FPGA design experience or equivalent education.
  • Expertise in fixed-point binary arithmetic and digital signal processing designs.
  • Proven ability to work with multiple clock-domain, high-utilization FPGA designs.
  • Experience with Xilinx FPGAs, SoCs, and the Vivado IDE.
  • Must be a U.S. Person (U.S. Citizen or Permanent Resident).

Market check

Salary context

This $125,000–$195,000 range sits above 27% of similar postings on FindRole.

Peer median band

$152,000–$228,000

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$158,850–$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Motorola Solutions

Motorola Solutions, Inc. (NYSE: MSI) is a leading American technology company providing mission-critical communications, video security, and analytics for public safety and enterprise customers.

Motorola Solutions currently has 87 open roles on FindRole.

Listed pay typically runs $120,000–$150,000 across 76 roles with salary data.

Most-posted roles

View all roles at Motorola Solutions

More like this

Similar roles

FPGA Engineer III

F5 Inc

Remote (Spokane, US) 122 days ago $124,800–$187,200
System Verilog UVM Python IXIA GitLab Perforce PCIe Ethernet MACs AXI GCI GitHub Copilot ChatGPT
Remote

Principal Engineer - FPGA

Baker Hughes

Us-Ny-Skaneateles-721 Visions Drive, US 40 days ago $136,000–$252,540
Verilog VHDL SystemVerilog Xilinx Petalinux Linux kernel drivers Petalinux Altium DSP concepts image sensors video pipelines high-bandwidth data paths embedded Linux FPGA development Xilinx toolchains HW/SW co-design

Digital ASIC Design Engineer

Qualcomm

San Diego, Ca,Us, US 24 days ago $98,500–$147,700
Verilog SystemVerilog VHDL Python Perl RTL SoC ASIC Clock_design Power_related_features Design_verification Simulation Scripting_languages Automation_tools

Senior FPGA Prototyping Engineer - Hardware

Nvidia

Us, Ca, Santa Clara, US 143 days ago $168,000–$264,500
Verilog SystemVerilog Perl Shell Tcl VCS Verdi GDB ChipScope Xilinx_Vivado Synopsys_Protocompiler Siemens_VPS LPDDR5 LPDDR6 DDR5 DDR6 CXL PCIe USB4 USB3 Synopsys_HAPS Siemens_ProFPGA

FPGA Design Engineer

Applied Materials

Santa Clara,Ca, US 103 days ago $124,000–$171,000
Vivado Verilog VHDL Zynq Xilinx AXI xDMA DDR CMOS Image Processing Linux DMA ChipScope UART SPI I2C ILA FPGA High-Speed IO CCD Timing Analysis CDC Documentation