Senior Mixed Signal Design Engineer

Nvidia

Actively hiring
Us, Ca, Santa Clara, US Posted 72 days ago $136,000–$218,500 / year
View original post Log in to save

At a glance

AI generated

TL;DR

As a Senior Mixed-signal Design Engineer at NVIDIA’s Mixed-Signal high-speed I/O SerDes group, you will collaborate with analog designers to develop accurate systemVerilog models of critical components like closed-loop PLLs, Rx CTLE, and SAR ADCs. You’ll also work closely with system architects and digital designers to define and verify system architecture specifications and refine adaptation algorithms. Additionally, you will streamline workflows through scripting for efficiency and reusability, and be involved in silicon bringup by creating debug, QA, characterization, and ATE scripts. The ideal candidate holds a B.S. or MS degree in Electrical Engineering with 5+ years of experience in high-speed I/O digital design, knowledge of protocols like SATA, PCIE, and USB, expertise in Verilog/SystemVerilog, custom digital circuit design, and scripting languages such as Perl and Python.

Skills

SystemVerilog Verilog Perl Python SATA PCIe USB DFE CTLE CDR FPGA

What you'll do

  • Develop accurate SystemVerilog models for analog components like closed-loop PLLs and SAR ADCs.
  • Collaborate with architects to define and verify system architecture specifications and refine adaptation algorithms.
  • Streamline workflows using scripts to enhance efficiency and enable reusability.
  • Participate in silicon bringup, creating debug, QA, characterization, and ATE scripts.
  • Design custom digital circuits and implement adaptation algorithms such as DFE and CDR.

What we're looking for

  • 5+ years of high-speed I/O digital design experience, preferably at protocol level (SATA, PCIE, USB).
  • Deep understanding of Verilog or SystemVerilog for mixed-signal block modeling.
  • Expertise in high-speed Serdes/PLL analog circuit design and custom digital circuit design.
  • Proven experience with adaptation algorithms like DFE, CTLE, CDR, and offset cancellation.
  • Strong background in Perl and Python scripting for workflow efficiency.

Market check

Salary context

This $136,000–$218,500 range sits above 65% of similar postings on FindRole.

Peer median band

$135,400–$213,225

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$144,750–$196,750

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 802 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 798 roles with salary data.

Most-posted roles

View all roles at Nvidia

More like this

Similar roles

Senior Analog and Mixed Signal Engineer

Nvidia

Us, Ca, Santa Clara, US 139 days ago $168,000–$264,500
Python SystemVerilog MATLAB HSPICE Spectre Cadence_ADE-L Cadence_ADE-XL Perl Calibre ICV Monte-Carlo_Simulation Noise_Simulation Stability_Analysis DRC LVS

Senior Circuit Design Engineer

Nvidia

Remote (Us, Ca, Santa Clara, US) 15 days ago $168,000–$264,500
Spice Perl Tcl Make RTL Logic Synthesis Verification Place and Route Design-for-test(DFT) Analog Circuit Design Mixed-Signal Analog Block Design Digital Circuit Design Security Attacks Detection Circuits EM/IR Analysis Static Timing Analysis Noise Analysis Loop Stability Analysis Monte-Carlo Analysis
Remote

Senior Circuit Design Engineer

Nvidia

Us, Ca, Santa Clara, US 118 days ago $168,000–$264,500
Spice Python Perl Tcl Make RTL Logic Synthesis Verification Auto Place and Route STA PnR DRC LVS Power Gating Multi-Vt Post-Silicon Characterization Custom Circuit Design Semi-Custom Circuit Design

Senior Circuit Design Engineer

Nvidia

Us, Ca, Santa Clara, US 9 days ago $136,000–$218,500
Perl Python Tcl Make SPICE Liberty models Deep Learning GPU Parallel Computing CI/CD

Senior Circuit Methodology Engineer

Nvidia

Us, Ca, Santa Clara, US 16 days ago $136,000–$218,500
Python Perl Cadence Synopsys Virtuoso Custom Compiler Cadence ADE Assembler hspice primesim spectre AI algorithms EDA tools Circuit simulator

Senior Circuit Methodology Engineer

Nvidia

Us, Ca, Santa Clara, US 16 days ago $168,000–$264,500
Python Perl LSF Slurm Cadence Synopsys Virtuoso Custom Compiler CI/CD EDA Docker Kubernetes Prometheus Grafana Git Jenkins