Senior Signal and Power Integrity Engineer, Hardware

Nvidia

Confirmed live yesterday Trusted

Hybrid

Quick summary

Work type: Hybrid
Location: Santa Clara, CA
Salary: $136,000–$218,500 / yr
Posted: 122 days ago
Freshness: Confirmed live yesterday
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $190k

This role $177k

$126k most similar roles pay here $228k

This role pays less than 52% of similar roles. Most pay $168,037–$212,718 — the shaded band above. At the midpoint, this role pays about $177k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 896 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 876 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior Signal and Power Integrity Engineer, Hardware

Role Posting Log in to save

Senior Signal and Power Integrity Engineer - Hardware joins a dynamic team to develop creative signal integrity solutions for complex system design problems. The role involves performing system-level simulations of high-speed NVlinks 200Gbs+, USB-4, PCIe5, GDDR6, and LP5X while modeling vias, connectors, sockets, and various components in 3D EM tools. Responsibilities include designing and optimizing Power Delivery Networks across packages and PCBs, performing simulation automation, and gathering data using JMP or MATLAB. The candidate will utilize ANSYS HFSS/Q3D, SIWAVE, and spice-based time domain simulations to evaluate PDN. Technical requirements include experience with standards like PCIe, USB, SATA, HDMI, HBM, DDR5, and LPDDR5X. Proficiency with VNA, TDR, DSO, and ParBERT is preferred to address system-level timing and loss budgets involving silicon, package, and board impairments in high-speed interface designs.

Skills

Signal Integrity Power Integrity ANSYS HFSS ANSYS SIWAVE MATLAB JMP PCIe USB-4 GDDR6 LPDDR5X SATA HDMI HBM DDR5 VNA TDR DSO SPICE

What you'll do

Develop creative Signal Integrity solutions for complex system design problems.
Perform system-level signal integrity simulations for high-speed interfaces like NVLink, USB-4, PCIe5, and GDDR6.
Model vias, connectors, sockets, and other components using 3D EM tools.
Design and optimize Power Delivery Networks (PDN) across packages and PCBs.
Improve SI/PI models through physical lab measurements and correlation.
Automate simulation processes and perform data analysis and visualization using JMP or MATLAB.
Optimize package, PCB, ASIC, and mixed-signal circuits in a cross-functional capacity.

What we're looking for

BS/MS in Electrical Engineering or equivalent experience.
3+ years of industry experience.
Experience with SI/PI on standards such as PCIe, USB, SATA, HDMI, HBM, DDR5, GDDR6, or LPDDR5X.
Hands-on experience with 3D modeling tools like ANSYS HFSS/Q3D and 2.5D tools like ANSYS SIWAVE.
Experience in PDN evaluation using layout extraction tools for packages and PCBs and spice-based time domain simulations.
Background in system-level timing or loss budgets including silicon, package, and board impairments.
Familiarity with lab measurement equipment such as VNA, TDR, DSO, and ParBERT.
Proficiency in data analysis and visualization using JMP or MATLAB.

Save