Senior Signal and Power Integrity Engineer - Hardware

Nvidia

Hybrid Actively hiring
Santa Clara, US Posted 17 days ago $136,000–$218,500 / year
View original post Log in to save

At a glance

AI generated

TL;DR

Join our dynamic team as a Senior Signal & Power Integrity Engineer where you will tackle complex system design challenges by developing innovative signal integrity solutions for high-speed NVlinks, USB-4, PCIe5, GDDR6, and LP5X. Your daily tasks include modeling vias, connectors, sockets, and other components in 3D EM tools, optimizing power delivery networks across packages and PCBs, and improving SI/PI models through lab measurements. You will also automate simulations, gather data, analyze results using JMP or MATLAB, and collaborate with cross-functional teams to optimize system performance. Ideal candidates hold a BS/MS in Electrical Engineering with at least 3 years of industry experience, hands-on use of ANSYS HFSS/Q3D for 3D modeling, and expertise in PDN evaluation tools like layout extraction software and spice-based simulations.

Skills

ANSYS_HFSS ANSYS_Q3D ANSYS_SIWAVE PCIe USB_4 GDDR6 LPDDR5X PDN_evaluation layout_extraction_tools spice_based_simulations VNA TDR DSO ParBERT JMP MATLAB

What you'll do

  • Develop creative Signal Integrity solutions for complex system design issues.
  • Conduct system-level signal integrity simulations for high-speed NVlinks and other standards.
  • Model vias, connectors, sockets, and components using 3D EM tools.
  • Optimize Power Delivery Networks across packages and PCBs.
  • Improve SI/PI models through lab measurements and analysis.

What we're looking for

  • 3+ years of experience in Signal Integrity and Power Integrity engineering
  • Expertise in high-speed signaling standards like PCI Express, USB, DDR5
  • Proficient use of 3D modeling tools such as ANSYS HFSS/Q3D and SIWAVE
  • Experience evaluating PDN using layout extraction tools for packages and PCBs
  • Background in system-level timing or loss budget analysis including silicon impairments
  • Familiarity with lab measurement equipment like VNA, TDR, DSO, ParBERT
  • Knowledge of circuit design, board/pkg component design, link architecture

Market check

Salary context

This $136,000–$218,500 range sits above 52% of similar postings on FindRole.

Peer median band

$136,000–$218,850

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$151,475–$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 801 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 797 roles with salary data.

Most-posted roles

View all roles at Nvidia

More like this

Similar roles

Signal and Power Integrity Engineer - Hardware

Nvidia

Us, Ca, Santa Clara, US 73 days ago $116,000–$189,750
ANSYS_HFSS ANSYS_Q3D ANSYS_SIWAVE Matlab JMP Cadence_Allegro PCIe USB GDDR6 LPDDR5X HBM SATA HDMI ADS VNA TDR DSO ParBERT SPICE PDN_Evaluation_Tools

Senior Signal and Power Integrity Engineer

Nvidia

Us, Ca, Santa Clara, US 30 days ago $136,000–$218,500
HFSS Sigrity Hspice Cadence Allegro PCB designer Constraints Manager PCIE LPDDR DDR GDDR MIPI HDMI USB NRZ PAM4

Signal and Power Integrity Engineer

Nvidia

Us, Ca, Santa Clara, US 73 days ago $116,000–$189,750
ANSYS HFSS Python MATLAB JMP Cadence Allegro ADS Ansys Designer VNA TDR DSO ParBERT SIWAVE Grafana Prometheus CI/CD PostgreSQL AWS Kubernetes

Signal and Power Integrity Engineer - New College Grad 2026

Nvidia

Us, Ca, Santa Clara, US 17 days ago $116,000–$189,750
SIMPLIS PowerSI ANSYS HFSS ANSYS Q3D ANSYS SIwave Ansys 2D Python Scripting Electromagnetics Transmission_line_theory Signal_processing Power_integrity Die_package_board_decoupling Regulator_modeling On_die_current_di_dt_control Dynamic_clocking_throttling Package_board_PDN_guidelines Post_layout_PI_extractions

Senior Electronics Design Engineer

Motorola Solutions

Los Angeles, Ca, US 60 days ago $120,000–$180,000
Altium Designer Python MATLAB C Xilinx FPGAs Vivado IDE USB 3.0 10Gb Ethernet I2C RS232 FCC CE Mark MIL-STD-461 DMM Oscilloscope Logic Analyzer Spectrum Analyzer