Browse tech roles

RTL Design Static Timing Analysis Synthesis Physical Design Tcl Python PrimeTime Genus Innovus ICC2 UPF CDC RDC VCLP LINT PPA mixed‑signal Gate-level Power Analysis +13 more Show less

PCIe UVM System Verilog Verilog NVMe RDMA SoC Digital Design Computer Architecture Verification IP Tapeout Data Link Layer +7 more Show less

RFIC Mixed-Signal SiGe GaAs GaN CMOS Spectre ADS HFSS Momentum IC floor planning Layout QPSK APSK QAM Spectrum Analyzers Vector Signal Analyzers Network Analyzers +13 more Show less

RFIC Mixed-Signal SiGe GaAs GaN CMOS Spectre ADS HFSS Momentum Phase-Locked Loops QPSK APSK QAM Spectrum Analyzers Vector Signal Analyzers Network Analyzers +12 more Show less

FPGA ASIC FinFET GAA EDA Tools PDK tapeout NPI 3DIC CoWoS SoIC Circuit Simulation Parasitic Extraction Physical Verification Silicon Technology Yield Analysis WAT Analysis +12 more Show less

DFT ASIC Siemens Tessent ATPG Scan Insertion BIST Verilog SystemVerilog Python Perl Tcl RTL UPF Gate Level Simulation SDF Formal Verification ATE +12 more Show less

DFT ASIC Siemens Tessent ATPG Scan Insertion BIST Verilog SystemVerilog RTL Python Perl Tcl UPF Formal Verification Gate Level Simulation SDF ATE DRC +13 more Show less

DFT ASIC Siemens Tessent ATPG Scan Insertion BIST Verilog SystemVerilog RTL Python Perl Tcl UPF Formal Verification Gate Level Simulation SDF ATE +12 more Show less

ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less

ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models +9 more Show less