Principal Silicon Technology Engineer

Amd

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
San Jose, CA
Salary
$232,000–$348,000 / yr
Posted
59 days ago
Freshness
Confirmed live yesterday
Closes
Sep 17, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $216k
This role $290k
$143k most similar roles pay here $370k

This role pays more than 92% of similar roles. Most pay $188,190–$244,250 — the shaded band above. At the midpoint, this role pays about $290k versus about $216k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 374 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 374 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Principal Silicon Technology Engineer

As a Principal Silicon Technology Engineer, you will serve as a technical authority across the full product lifecycle of FPGA and ASIC solutions. You will be responsible for technology evaluation, design enablement, and process development on advanced nodes, spanning from early concept exploration through qualification and high-volume production. Your daily work involves performing WAT analysis, performance correlation, and yield analysis during NPI while coordinating testchip design and tapeouts for process and IP validation. You will collaborate with foundry partners, CAD teams, and assembly vendors to ensure robust designs. The role requires expertise in advanced semiconductor technologies like FinFET, GAA, and Backside Power, alongside experience with EDA tools for device modeling, layout, and circuit simulation. You will address critical challenges in silicon technology roadmaps, reliability degradation mechanisms, and 3DIC packaging technologies like CoWoS and SoIC.

What you'll do

  • Evaluate advanced silicon technologies and manage design enablement for FPGA and ASIC products.
  • Perform WAT analysis, performance correlation, and yield analysis during the New Product Introduction phase.
  • Coordinate testchip design and tapeout for process and IP validation before production.
  • Collaborate with CAD and PDK teams to ensure robust IP and product designs.
  • Explore silicon technology roadmaps to meet specific end customer requirements.
  • Manage manufacturing bring-up and transition products into high-volume production.
  • Support the development of test vehicles for process and IP validation.

What we're looking for

  • Bachelor's degree in engineering or physical science (preferred).
  • Master's or PhD degree (preferred).
  • Experience supporting product silicon development and NPI.
  • Familiarity with advanced semiconductor technologies including FinFET, GAA, and Backside Power (preferred).
  • Strong background in development and tape out of process and IP validation test vehicles.
  • Working knowledge of IP and SoC analog and digital design flows with foundry PDK support experience.
  • Experience with major EDA tools for device model, layout, circuit simulation, parasitic extraction, and physical verification.
  • Familiarity with device reliability degradation mechanisms, test methods, and lifetime modeling (preferred).

More like this

Similar roles

Principal Design Verification Engineer

SpaceX

Austin, TX 134 days ago
ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models
10+ yrs exp

Principal Design Verification Engineer

SpaceX

Redmond, WA 134 days ago $210,000–$335,000
ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models
10+ yrs exp

Principal Design Verification Engineer

SpaceX

Irvine, CA 134 days ago $210,000–$335,000
ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models
10+ yrs exp

Principal Design Verification Engineer

SpaceX

Palo Alto, CA 134 days ago $210,000–$355,000
ASIC FPGA UVM OVM VMM RTL Python Constrained Random Verification Pre-silicon Verification Post-silicon Validation Chip Bring-up Object-Oriented Programming Test Bench Development Coverage Models
10+ yrs exp

Hardware Engineer

Broadcom

Irvine, CA 144 days ago $108,000–$172,800
CMOS FINFET GAA EDA Tools SPICE DRC LVS RCX Silicon Characterization Test Structure Design Extraction Simulation Digital Design Data Analysis Tape-out
8+ yrs exp

Principal Silicon Engineer

Microsoft

2 days ago $142,800–$274,800
RTL Design Static Timing Analysis Synthesis Physical Design Tcl Python PrimeTime Genus Innovus ICC2 UPF CDC RDC VCLP LINT PPA mixed‑signal Gate-level Power Analysis
8+ yrs exp Hybrid