Browse tech roles

Python LLM LangGraph AutoGen Agents SDK Prompt Engineering Context Engineering Machine Learning Agentic AI Dialogue Systems Evaluation Frameworks Memory Architectures Long-context Models +8 more Show less

Verilog RTL Physical Design STA DRC EM/IR Synthesis Python Logical Equivalency Memory Subsystem Design Gate Netlist Synthesis Automation Scripts +7 more Show less

Natural Language Processing Machine Learning Graph Machine Learning LLM Retrieval-Augmented Generation (RAG) Knowledge Graphs Python PyTorch GPU Clusters Cloud Infrastructure Statistical Analysis Information Retrieval Systems for AI +8 more Show less

C/C++ Python SoC Architecture Bare-metal Embedded Firmware Device Drivers Silicon Validation Memory Validation JTAG Kernel Debuggers FPGA Emulation DMA HBM LPDDR DDR AI Accelerators Multi-threading +13 more Show less

Python TCL LangGraph LLM RAG Docker Kubernetes Vector Databases REST APIs Microservices System Verilog UVM EDA Tool S Synopsys Cadence Siemens EDA Model Context Protocol (MCP) +12 more Show less

Memory Design Hardware Architecture Electrical Engineering FPGA MATLAB Computer Engineering Hardware Design Schematic Capture Systems Design Simulations Electronic Engineering DRAM SSD AI Inference KV Cache Data Orchestration Oscilloscope Printed Circuit Board +13 more Show less

ASIC Design RTL Design Verilog VHDL Synthesis Timing Analysis CHI CXL PCI-E PERL CAD Tools Hardware-managed Coherency System Level Caches Protocol Bridges Asynchronous Interfaces +10 more Show less

AI Infrastructure Data Center Solutions Storage Solutions GPU CPU Networking Machine Learning JEDEC SNIA System Engineering +5 more Show less

Memory PHY LPDDR DDR GDDR HBM SerDes Verilog SystemVerilog Python Perl Tcl RTL Mixed-Signal Integration Static Timing Analysis Synthesis UPF Power Optimization Silicon Bring-up Firmware Integration +14 more Show less

DDR LPDDR JEDEC Network-on-Chip RAS IBIS IBIS-AMI C SystemVerilog Verilog JTAG Oscilloscope Signal Integrity Power Integrity LLM PCB Layout Hardware Debug +12 more Show less

DDR LPDDR HBM Memory Architecture C C++ Python BIOS UEFI RAS ECC SoC Firmware System Software Automation Debug Methodologies +11 more Show less

Swift SwiftUI Objective-C Python Ruby Xcode Instruments iOS macOS watchOS Operating Systems Compilers ML Graphics UI Applications Debugging System Architecture +11 more Show less

DDR Memory Tuning Signal Integrity Oscilloscopes Schematic Capture Board Design C C++ Java Python Perl Windows OS Linux Firmware +8 more Show less

GPU Architecture SoC SRAM DRAM on‑chip interconnect Performance Modeling AI Inference Ray Tracing ARM x86 RISC-V hardware‑software co‑design +7 more Show less

C++ Python Perl SystemC AMBA RTL SoC Microarchitecture Performance Modeling Workload Analysis Simulation Emulation Computer Architecture Memory Controller +9 more Show less

C++ Python Perl SystemC AMBA RTL SoC Microarchitecture Performance Modeling Simulation Emulation Computer Architecture Memory Controller IP +8 more Show less

ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting +3 more Show less

ASIC Design RTL LPDDR HBM DDR NoC SRAM Cache Controller x86 ARM Synthesis Timing Closure Gate Level Simulation Power Analysis Physical Design Micro-architecture ISA +12 more Show less

GPU Architecture Memory Systems CUDA PPA) analysis RTL Simulation Emulation Verilog VHDL C C++ Ansys Power Artist Synopsys PTPX High-Performance Computing Scripting Languages +9 more Show less

System Verilog Verilog UVM Python C++ ASIC Verification RTL Computer Architecture Testbench Development Regression Triage Coverage Closure Debug Caches Coherency Pipelines Arbitration Interconnect Networks Algorithms Data Structures +14 more Show less