Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

15 of up to 20 (filtered)

Hardware Security Engineer

Cisco

Raleigh, NC 4 days ago $132,800–$185,100
Actively hiring Confirmed live today Posted this week High trust Below market
Hardware Security Root of Trust (RoT) Secure Boot Cryptographic Primitives FPGA OpenBMC Caliptra OpenTitan OpenPRoT SPDM TCG DICE TPM NIST SP 800-193 NSA CNSA 2.0 Side-channel Analysis Fault Injection JTAG PCB Design Firmware BIOS Hardware Threat Modeling
7+ yrs exp Hybrid

Hardware Security Engineer

Cisco

Raleigh, NC 4 days ago $132,800–$185,100
Actively hiring Confirmed live today Posted this week High trust Below market
Hardware Security Root of Trust Secure Boot Verilog SystemVerilog Python Bash ASIC FPGA NIST SP 800-193 CNSA 2.0 TCG DICE TPM Side-channel Analysis Fault Injection JTAG RTL Design Cryptographic Primitives
7+ yrs exp Hybrid

ASIC Packaging Signal/Power Integrity Hardware Engineer

Cisco

San Jose, CA 6 days ago $155,000–$222,600
Actively hiring Confirmed live today Posted this week High trust Competitive pay
ASIC Signal Integrity Power Integrity Cadence Sigrity Ansys HFSS Keysight ADS Cadence APD SPICE PAM4 SerDes 2.5D Fanout HBM UCIe IBIS Vector Network Analysis Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

Hardware Engineer

Cisco

Raleigh, NC 10 days ago $115,800–$163,200
Actively hiring Confirmed live today High trust Below market
HDL Verilog VHDL System Verilog FPGA ASIC Python Linux Shell x86 ARM JTAG SWD Oscilloscope Logic Analyzer Post-Quantum Cryptography Threat Modeling Embedded Systems Hardware Security
5+ yrs exp Hybrid

ASIC Packaging Signal/Power Integrity Hardware Engineer

Cisco

San Jose, CA 19 days ago $155,000–$222,600
Actively hiring Confirmed live yesterday Trusted Competitive pay
ASIC Signal Integrity Power Integrity Cadence Sigrity Ansys HFSS Keysight ADS SPICE Cadence APD Ansys EM PAM4 SerDes IBIS Vector Network Analysis HBM UCIe CoWoS EMIB Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

Principal ASIC Engineer, Reliability & Hardware Validation

Cisco

San Jose, CA 20 days ago
Actively hiring Confirmed live today High trust
Cadence Allegro Python Perl TCL Verilog JMP Reliasoft Minitab FMEA Signal Integrity Power Design SerDes PCIe Gen5/6 800G Ethernet HTOL Burn-In HAST TC HTS ESD LU SER JEDEC AEC Telcordia CoWoS SoIC EMIB FPGA Schematic Generation Board Bring-up Failure Analysis
10+ yrs exp Hybrid

ASIC Packaging Signal/Power Integrity Hardware Engineer

Cisco

San Jose, CA 26 days ago
Actively hiring Confirmed live today Trusted
Signal Integrity (SI) Power Integrity (PI) ASIC Cadence Sigrity Ansys HFSS Keysight ADS SPICE Cadence APD Ansys EM PAM4 SerDes IBIS HBM UCIe CoWoS EMIB Vector Network Analysis Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

Signal & Power Integrity Hardware ASIC Simulation Engineer

Cisco

San Diego, CA +1 28 days ago
Actively hiring Confirmed live yesterday Low trust
Signal Integrity (SI) Power Integrity (PI) Cadence Sigrity Ansys HFSS Keysight ADS SPICE Cadence APD Ansys EM PAM4 SerDes Transmission Line Theory Electromagnetics Channel Modeling BER Prediction HBM UCIe CoWoS EMIB Vector Network Analysis IBIS
6+ yrs exp Hybrid

Distinguished Hardware Security Engineer

Cisco

Remote (Raleigh, NC) +1 28 days ago $252,300–$321,200
Actively hiring Confirmed live yesterday High trust Above market
Hardware Security embedded system s ASIC FPGA Cryptography PKI Firmware RISC-V TPM DICE CyRes SPDM FIPS 140-3 Common Criteria NIST SP 800-193 Post-Quantum Cryptography Hardware Security Assessment
10+ yrs exp Remote

Hardware Engineering Technical Leader

Cisco

Maynard, MA 70 days ago $151,300–$216,200
Actively hiring Confirmed live today High trust Below market
Digital Signal Processing (DSP) Python LTSpice ADS VxDesigner Allegro PCB Layout Power Integrity (PI) RF Simulation DWDM Transmission Line Theory Analog high speed signaling Optical Components NPI
10+ yrs exp Hybrid

Senior Infrastructure Hardware Systems Engineer

General Dynamics

Pittsfield, MA 81 days ago $112,924–$125,275
Actively hiring Confirmed live today High trust Below market
Systems Engineering Siemens Capital Logic Designer Wiring Schematics Engineering Drawings Requirements Management System Modeling Agile AI Electrical Engineering Mechanical Engineering
5+ yrs exp Hybrid

Hardware Engineering Technical Leader, Power Engineer

Cisco

Austin, TX 82 days ago $169,300–$237,200
Actively hiring Confirmed live today High trust Competitive pay
PCB Design Cadence EMI EMC HVDC Functional Safety IEC 61508 IEC 62368 UL 1400-1 solid--state overcurrent protection Arc Fault Detection Ground Fault Detection
10+ yrs exp Hybrid

Accelerated Compute Hardware Engineering Technical Lead

Cisco

San Jose, CA 95 days ago
Actively hiring Confirmed live today High trust
x86 ARM Signal Integrity Power Distribution PCIe Gen5 DDR4 DDR5 Cadence Concept Allegro High Speed Network Interfaces System Design Hardware Design ASIC
10+ yrs exp

Signal & Power Integrity Hardware ASIC Simulation Engineer

Cisco

San Jose, CA 96 days ago
Actively hiring Confirmed live yesterday Low trust
Signal Integrity (SI) Power Integrity (PI) ASIC Cadence Sigrity Ansys HFSS Keysight ADS Cadence APD SPICE PAM4 SerDes 2.5D Fanout HBM UCIe IBIS Vector Network Analysis Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

Senior Hardware Engineer, SoC Electrical Failure Analysis

Cisco

San Jose, CA 98 days ago
Actively hiring Confirmed live today High trust
ASIC Post-Silicon Validation Python C++ SoC Failure Analysis DFT Signal Integrity Mixed-Signal Design SRAM Design MBIST Oscilloscopes VNA BERT Logic Analyzers High-Speed Physical Interfaces Schematics Layout
6+ yrs exp Hybrid