Browse tech roles

CPU Verification Micro-architecture Assertions Gate-level Simulation Mixed Signal Verification Assembly Simulators Coverage Collection Waveform Viewers Silicon bringup RIS Cache Coherence Memory Management +8 more Show less

SystemVerilog UVM C++ Verilog VHDL Python Perl Ruby x86 RTL Digital Design Processor Architecture Scripting Clock Gating +9 more Show less

Machine Learning Python C++ C SystemVerilog Verilog RTL Computer Architecture CPU Verification +4 more Show less

Ruby C/C++ x86 Assembly ASIC Design RTL Computer Architecture x86 Architecture Randomized Test Stimulus Verification Coverage Digital Design CPU Cores +6 more Show less

RISC-V CPU Verification Micro-architecture Assertions Gate-level Simulation Mixed Signal Verification Assembly Simulators Coverage Collection Waveform Viewers Transactors Silicon bringup Cache Coherence Memory Management Instruction Set Architecture +10 more Show less

SystemVerilog UVM SVA Python Perl C++ Assembly AXI UPF FPGA Emulation Formal Verification Post-Silicon Debug Power Management Clock Control RTL Simulation +12 more Show less

SystemVerilog UVM SVA Python C++ Assembly Perl AXI FPGA Emulation Formal Verification UPF Low Power Simulation Post-Silicon Debug +9 more Show less

CPU Architecture RTL Design Verilog System Verilog C C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Compiler Techniques OS Digital Logic Design +9 more Show less

SystemVerilog C C++ Python RTL Computer Architecture Assembly Regression Frameworks Waveform Analysis Verification Methodology +5 more Show less

SystemVerilog C C++ Python RTL Computer Architecture Assembly Regression Frameworks Waveform Analysis Verification Methodology +5 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

SystemVerilog C C++ Assembly CPU Architecture Digital Logic Design Microarchitecture Post-silicon Bringup +3 more Show less

SystemVerilog C C++ Assembly CPU Architecture Digital Logic Design Microarchitecture Test Plans Transactors RTL Design +5 more Show less

SystemVerilog C C++ Assembly RTL CPU Architecture Digital Logic Design Microarchitecture Hardware Verification Test Plans Transactors +6 more Show less

DFT Verification DFT Design RTL Verilog Python Perl TCL JTAG IEEE1500 MBIST Scan Design Verification Random Constraint Verification Simulators Waveform Debugging CPU Architecture +11 more Show less

DFT Verilog System-Verilog Python Perl TCL JTAG MBIST Scan RTL Digital Logic Design Computer Architecture Assertions Simulation Silicon Bringup +10 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control +9 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control Simulation Testbenches Transactors Assertions +13 more Show less

System Verilog Verilog Python Perl TCL Assembly Formal Verification FPGA Emulation RTL Computer Architecture Digital Logic Power Management Clock Control Testbenches Transactors Assertions +12 more Show less