CPU Core Design Verification Engineer

Amd

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: Boxborough, MA
Salary: $121,680–$182,520 / yr
Posted: 15 days ago
Freshness: Confirmed live yesterday
Closes: Oct 12, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $199k

This role $152k

$106k $265k

below market most similar roles pay here above market

This role pays less than 92% of similar roles. Most pay $168,500–$229,100 — the blue band above. At the midpoint, this role pays about $152k versus about $199k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 496 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 496 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · CPU Core Design Verification Engineer

Role Posting Log in to save

The CPU Core Design Verification Engineer joins the Verification Engineering team to drive and improve the delivery of high-quality technologies. In this role, you will drive verification for the block or core to ensure design integrity. You will coordinate with RTL engineers to implement logic design for better clock gating while verifying various design aspects. Daily tasks include writing tests, sequences, and testbench components using C++, x86, SystemVerilog, and UVM, along with formal methods. You will also be responsible for verification quality metrics. The position requires proficiency in C/C++, modern processor micro-architectures, and RTL languages like VHDL or Verilog. Scripting experience in Perl, Python, or Ruby is beneficial. This role focuses on the technical verification of complex modern processor architectures and digital design.

Skills

SystemVerilog UVM C++ Verilog VHDL Python Perl Ruby x86 RTL Digital Design Processor Architecture Scripting Clock Gating

What you'll do

Drive verification for the block or core to verify the design.
Coordinate with RTL engineers to implement logic design for better clock gating.
Verify various aspects of the design through close collaboration with RTL teams.
Write tests, sequences, and testbench components in C++, x86, SystemVerilog, and UVM.
Utilize formal verification methods to achieve full design verification.
Manage and monitor verification quality metrics.

What we're looking for

Bachelor's or Master's degree in computer engineering or Electrical Engineering.
Experience writing tests, sequences, and testbench components in C++, x86, SystemVerilog, and UVM.
Experience with formal verification to achieve design verification.
Strong C/C++ proficiency (preferred).
Experience or background with modern processor micro-architectures (preferred).
Experience with RTL languages like VHDL/Verilog (preferred).
Experience with SystemVerilog and modern verification libraries like UVM (preferred).
Scripting experience in Perl, Python, or Ruby (preferred).

Similar roles

CPU Design Verification Engineer

Apple Inc

Cambridge, MA 126 days ago $116,400–$175,200

SystemVerilog C C++ Assembly RTL CPU Architecture Microarchitecture Digital Logic Design Hardware Verification Test Plans Transactors

Save

CPU Design Verification Engineer

Apple Inc

Cambridge, MA 169 days ago $134,700–$249,500

SystemVerilog C C++ Assembly RTL CPU Architecture Digital Logic Design Microarchitecture Transactors

3+ yrs exp

Save

GPU Design Verification Engineer, Shader Core

Amd

San Diego, CA 56 days ago $144,800–$217,200

SystemVerilog UVM Verilog C C++ SystemC TLM RTL ASIC Design Verification Linux Perl Ruby Shell Scripting Makefiles Simulation Hardware Verification GPU Architecture High-Level Synthesis

Hybrid

Save

CPU Core Verification Engineer

Amd

Fort Collins, CO 22 days ago $144,800–$217,200

Ruby C/C++ x86 Assembly ASIC Design RTL Computer Architecture x86 Architecture Randomized Test Stimulus Verification Coverage Digital Design CPU Cores

Save

CPU Design Verification Engineer

Apple Inc

Santa Clara, CA 40 days ago $150,400–$277,600

CPU Verification RTL Verilog C C++ Assembly Digital Logic Design Chip Architecture Microarchitecture Assertions Silicon Bring-up

3+ yrs exp

Save

CPU Design Verification Engineer

Apple Inc

Austin, TX 40 days ago

SystemVerilog C C++ Assembly CPU Architecture Digital Logic Design Microarchitecture Post-silicon Bringup

10+ yrs exp

Save