Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

15 of up to 20 (filtered)

Staff Analog/Mixed Signal Engineer

Samsung Semiconductor

San Jose, CA 3 days ago $163,000–$253,000
Actively hiring Confirmed live yesterday Posted this week High trust Competitive pay
PLL Clock Generation SerDes RF mixed signal CMOS Spectre SpectreRF AMS Matlab Verilog SystemVerilog Physical Layout Lab Testing
10+ yrs exp

Analog/Mixed-Signal SerDes Design Engineer

Amd

San Jose, CA 4 days ago $200,000–$300,000
Actively hiring Confirmed live yesterday Posted this week High trust Above market
Mixed-Signal Design Matlab SPICE FinFET ADC DAC PLL RF Silicon Photonics Analog Front-End Clock Distribution SAR-ADC
Hybrid

Analog/Mixed-Signal Design Engineer

Broadcom

San Jose, CA 10 days ago $101,000–$162,000
Actively hiring Confirmed live yesterday High trust Below market
Cadence Virtuoso Analog Artist MATLAB SPICE Bandgap Layout Post-layout Extraction Silicon Bring-Up ATE Mixed-Signal Design
5+ yrs exp

Analog/Mixed-Signal Design Engineer

Broadcom

San Jose, CA 10 days ago $101,000–$162,000
Actively hiring Confirmed live yesterday High trust Below market
Mixed-Signal Design Cadence Virtuoso MATLAB SPICE Bandgap High-Speed I/O Power Management Automatic Test Equipment (ATE)
5+ yrs exp

Analog/Mixed-Signal Circuit Design Engineer

Apple Inc

Waltham, MA 17 days ago $194,700–$292,400
Actively hiring Confirmed live yesterday High trust Above market
Analog/Mixed-Signal SERDES FinFET VerilogA Oscilloscopes Spectrum Analyzers Signal Generators High-Speed Data Converters LDO Regulators
10+ yrs exp

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 17 days ago $101,400–$152,200
Actively hiring Confirmed live yesterday High trust Below market
CMOS Mixed Signal Design Cadence ADE MATLAB SPICE Verilog VHDL PLL SERDES 5G Analog Design Automation Layout Silicon Evaluation
2+ yrs exp

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 17 days ago $145,600–$218,400
Actively hiring Confirmed live yesterday High trust Competitive pay
Cadence Virtuoso ASIC Design SerDes DDR PLL DAC ADC Python MATLAB SPICE Verilog VHDL Circuit Simulation Schematic Capture FinFET CMOS
2+ yrs exp

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 17 days ago $145,600–$218,400
Actively hiring Confirmed live yesterday High trust Competitive pay
Cadence Virtuoso ASIC Design SerDes PLL DAC ADC Matlab Python SPICE Verilog VHDL CMOS FinFET Signal Processing Schematic Capture
2+ yrs exp

Analog/mixed-signal IC Design Engineer

Cisco

San Jose, CA 45 days ago $167,700–$245,200
Actively hiring Confirmed live yesterday High trust Competitive pay
CMOS Cadence (Virtuoso Calibre Matlab AMS Spectre EMX High Speed Serial Links Opamps Programmable Gain Amplifiers FinFET GAA Power Integrity Electromigration Analysis
6+ yrs exp Hybrid

Analog/Mixed-Signal Circuit Design Engineer

Apple Inc

Waltham, MA 46 days ago $236,400–$354,700
Actively hiring Confirmed live yesterday High trust Above market
Analog/Mixed-Signal SERDES VerilogA FinFET CMOS Oscilloscopes Spectrum Analyzers Signal Generators Circuit Design Layout Supervision Bench Evaluation Characterization High-Speed Data Converters
10+ yrs exp

Senior Analog/mixed-signal IC Design Engineer

Cisco

San Jose, CA 70 days ago $194,600–$285,700
Actively hiring Confirmed live yesterday High trust Above market
IC Design Mixed-Signal CMOS FinFET Cadence (virtuoso Spectre AMS Matlab EMX High Speed Serial Links OpAmps Power Integrity Layout Floorplanning ESD
10+ yrs exp Hybrid