Analog/mixed-signal IC Design Engineer

Cisco

Confirmed live yesterday High trust
Hybrid

Quick summary

Work type
Hybrid
Location
San Jose, CA
Salary
$167,700–$245,200 / yr
Employment
Full-time
Posted
44 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $205k
This role $206k
$138k most similar roles pay here $264k

This role pays less than 51% of similar roles. Most pay $168,200–$241,750 — the shaded band above. At the midpoint, this role pays about $206k versus about $205k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 202 open roles on FindRole.

Listed pay typically runs $167,700–$245,200 across 156 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · Analog/mixed-signal IC Design Engineer

As an Analog/mixed-signal IC Design Engineer on the Team Acacia, you will join a dynamic group developing high speed, high accuracy analog designs for optical communications products. You will design, layout, measure, and productize ultra-deep sub-micron-based CMOS products while leading efforts for blocks on complex chips from conception to production. Your daily work involves collaborating with RF, digital, system, package, and module design teams to ensure signal and power integrity specifications are met. The role requires expertise in high speed serial links, output drivers, phase locked loops, clock transmission, opamps, and equalization techniques. You will utilize tools such as Cadence Virtuoso, Specture/APS/SpectreX, EMX, and Matlab. This position addresses technical challenges in the fiber optic transmission market for data center, metro, long-haul, and ultra-long haul telecommunication networks involving 100G to 1.6T+ bit speeds.

What you'll do

  • Design, layout, measure, and productize ultra-deep sub-micron-based CMOS products for optical communications.
  • Develop high-speed (over 25Gb/s) and high-accuracy analog designs for fiber optic transmission markets.
  • Lead efforts for specific blocks on complex chips while tracking project deliverables.
  • Provide solid design methodology from the initial conception phase through to production.
  • Participate in peer reviews of complex integrated circuit designs.
  • Coordinate with packaging and hardware teams to ensure signal and power integrity specifications are met.
  • Perform high-frequency layout including floorplanning for power, ground, and signal routing.
  • Conduct laboratory validation including ESD practices and the construction of test setups.

What we're looking for

  • Bachelor's degree plus 6 years of experience, Master's plus 4 years, or PhD plus 1 year of related experience.
  • Experience in design, simulation, and measurement of high speed ICs in at least two specified areas (e.g., Serial Links, Output Drivers, PLLs, Clock Transmission, Opamps, or Equalization).
  • Experience with electrical transceiver applications including backplane and cable communications (preferred).
  • Experience in FinFET and GAA technologies (preferred).
  • High-frequency layout experience including floorplanning, passive components, and transmission lines (preferred).
  • Experience in design for manufacturability including PVT characterization, electromigration, self-heating, and IR drop analysis (preferred).
  • Experience in laboratory validation including ESD practices and test setup construction (preferred).
  • Proficiency in design software including Cadence Virtuoso, Spectre/APS/SpectreX, Calibre, EMX, AMS, and Matlab (preferred).

More like this

Similar roles

Senior Analog/mixed-signal IC Design Engineer

Cisco

San Jose, CA 69 days ago $194,600–$285,700
IC Design Mixed-Signal CMOS FinFET Cadence (virtuoso Spectre AMS Matlab EMX High Speed Serial Links OpAmps Power Integrity Layout Floorplanning ESD
10+ yrs exp Hybrid

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 16 days ago $145,600–$218,400
Cadence Virtuoso ASIC Design SerDes DDR PLL DAC ADC Python MATLAB SPICE Verilog VHDL Circuit Simulation Schematic Capture FinFET CMOS
2+ yrs exp

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 16 days ago $145,600–$218,400
Cadence Virtuoso ASIC Design SerDes PLL DAC ADC Matlab Python SPICE Verilog VHDL CMOS FinFET Signal Processing Schematic Capture
2+ yrs exp

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 16 days ago $101,400–$152,200
CMOS Mixed Signal Design Cadence ADE MATLAB SPICE Verilog VHDL PLL SERDES 5G Analog Design Automation Layout Silicon Evaluation
2+ yrs exp