ASIC Design Engineer (Onsite)
Remote (Usa-San Jose, US)
58 days ago
$165,000–$241,400
Verilog
SystemVerilog
RTL
ASIC
timing closure
power optimization
clock gating
simulation
synthesis
static timing analysis
Tape-out
2.5D fanout technologies
high-performance silicon
heterogeneous system integration
Remote