Senior Physical Design Engineer

Microsoft

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
Raleigh, NCMountain View, CAAustin, TX
Salary
$119,800–$234,700 / yr
Posted
14 days ago
Freshness
Confirmed live yesterday
Closes
Mar 9, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $182k
This role $177k
$106k most similar roles pay here $248k

This role pays more than 57% of similar roles. Most pay $154,377–$209,718 — the shaded band above. At the midpoint, this role pays about $177k versus about $182k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 644 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 624 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Senior Physical Design Engineer

The Senior Physical Design Engineer joins the Silicon, Cloud Hardware, and Infrastructure Engineering team to manage and optimize cloud infrastructure. This role involves leading and executing physical design activities at both block and sub-chip levels while contributing to flow development, automation, and methodology improvements. The engineer will evaluate technology nodes, IP selection, EDA tools, and vendor solutions while providing status updates on progress and risks. Day-to-day tasks include performing floorplanning, synthesis, placement, clock tree synthesis, routing, static timing analysis, physical verification, formal equivalency, power optimization, and IR-drop and electromigration analysis. The position focuses on the technical challenges of delivering high-volume, high-quality hardware for cloud infrastructure. Required expertise includes experience in complex ASIC tapeouts at leading-edge technology nodes to ensure efficient performance within the cloud hardware ecosystem.

What you'll do

  • Lead and execute Physical Design activities at both block and sub-chip levels.
  • Develop and improve Physical Design flows, automation, and methodologies.
  • Evaluate and recommend technology nodes, IP selections, EDA tools, and vendor solutions.
  • Perform floorplanning, synthesis, placement, and routing for chip designs.
  • Execute Clock Tree Synthesis (CTS) and perform Static Timing Analysis (STA).
  • Conduct physical verification, power optimization, and efficiency analysis.
  • Analyze IR-drop and Electromigration (EM) to ensure hardware reliability.
  • Provide status updates on project progress, risks, and mitigation plans to management.

What we're looking for

  • A Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 5+ years of technical engineering experience is required.
  • A Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 4+ years of technical engineering experience is required.
  • A Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field and 1+ year of technical engineering experience is required.
  • Ability to pass the Microsoft Cloud Background Check and meet government security screening requirements.
  • Ability to access information controlled under export control regulations including ITAR, EAR, and EU Dual Use Regulations.
  • Proof of citizenship, residency, or other protected status for assessment of eligibility to access export-controlled information.
  • Experience in physical design implementation and signoff at block/sub-system level (preferred).
  • Experience in tapeouts of complex ASICs in leading edge technology (preferred).

More like this

Similar roles

Senior Physical Design Engineer

Microsoft

57 days ago $119,800–$234,700
Physical Design Synthesis Place and Route Physical Verification EMIR Formal Equivalence Low Power Verification RTL Tape-out Semiconductor Design
5+ yrs exp

Senior Physical Design Engineer

Microsoft

6 days ago $119,800–$234,700
Physical Design Synthesis Place and Route Physical Verification EMIR Formal Equivalence Low-Power Verification RTL Tape-out Semiconductor Design
5+ yrs exp Hybrid

Senior Physical Design Engineer

Amd

Santa Clara, CA 2 days ago $210,400–$315,600
ASIC Physical Design Static Timing Analysis Clock-Tree Synthesis ECO Synopsys ICC2 Fusion Compiler Cadence Innovus PrimeTime RedHawk Formality Conformal TCL Python Perl Pandas Machine Learning PPA Optimization
Hybrid

Senior Physical Design and Timing Engineer

Nvidia

Santa Clara, CA +3 67 days ago $136,000–$218,500
Physical Design Static Timing Analysis Logic Synthesis Floorplanning Clock-tree Synthesis Routing ECO RTL Python Tcl Perl Make AI Deep Learning LLMs EDA Tools
5+ yrs exp Hybrid

Physical Design Engineer

Qualcomm

San Diego, CA +2 8 days ago $123,100–$250,000
ASIC Physical Design Floorplanning Power Planning Clock Tree Synthesis Static Timing Analysis Signal Integrity RC Extraction DFT UPF Python Tcl Perl Shell Linux Unix Cadence Innovus Synopsys Fusion Compiler Synopsys PrimeTime
4+ yrs exp

Senior Physical Design Engineer

Samsung Semiconductor

San Jose, CA 37 days ago $138,000–$206,000
ASIC SoC RTL GDSII Synthesis Floorplanning Clock Tree Synthesis STA SDC UPF CPF DRC LVS Tcl Python Perl FinFET NoC AI/ML
5+ yrs exp