Senior FPGA Engineer, VHDL

L3Harris

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$127,000–$236,500 / yr
Posted
1 day ago
Freshness
Confirmed live yesterday
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $191k
This role $182k
$114k most similar roles pay here $250k

This role pays more than 50% of similar roles. Most pay $166,538–$216,250 — the shaded band above. At the midpoint, this role pays about $182k versus about $191k for comparable roles.

Based on 240 similar postings.

Employer

About L3Harris

L3Harris Technologies is a US aerospace and defense technology company providing space and airborne systems, communications, electronic warfare, and missile propulsion solutions for government and commercial customers.

L3Harris currently has 470 open roles on FindRole.

Listed pay typically runs $106,500–$197,500 across 185 roles with salary data.

Most-posted roles

View all roles at L3Harris

At a glance

TL;DR · Senior FPGA Engineer, VHDL

Role Posting Log in to save

As a Senior FPGA Engineer, VHDL, you will join the engineering team to lead the design and development of high-performance FPGAs for advanced communications systems. You will define architectures, develop VHDL code, and optimize implementations for performance, power, and resource efficiency while managing projects from concept through deployment. Your daily work involves collaborating with hardware, software, and systems engineers to integrate digital and RF components, including filtering, mixing, signal conversion, and error correction. You will build and verify DSP algorithms for modulation and demodulation tasks. The role requires proficiency in Xilinx Vivado, Intel Quartus, ModelSim, and MATLAB/Simulink, alongside experience with oscilloscopes and logic analyzers. You will solve complex technical challenges within the domain of RF communication systems to ensure robust functionality across various hardware platforms and system architectures.

Skills

FPGA VHDL Xilinx Vivado Intel Quartus ModelSim DSP MATLAB Simulink Digital Signal Processing Timing Analysis Embedded Systems Oscilloscopes Logic Analyzers Signal Generators circuit‑card hardware

What you'll do

  • Design and develop high-performance FPGA architectures and VHDL code for advanced communication systems.
  • Translate system-level requirements into practical FPGA specifications and technical designs.
  • Implement and verify DSP algorithms for modulation, demodulation, and other signal processing tasks.
  • Optimize FPGA implementations for performance, power, and resource efficiency using tools like Vivado or Quartus.
  • Perform timing analysis, place-and-route, and hardware integration on actual circuit-card boards.
  • Create technical documentation including design review materials, block diagrams, and test plans.
  • Mentor junior engineers and lead peer reviews to ensure high standards of code quality.

What we're looking for

  • A Bachelor's degree and 9 years of experience, a Graduate degree and 7 years of experience, or 13 years of experience without a degree.
  • Active Secret Security Clearance or the ability to obtain one upon hire.
  • Proficiency in VHDL development for high-performance FPGA design and timing analysis.
  • Experience with RF principles including filtering, mixing, and signal conversion (preferred).
  • Experience implementing digital signal processing (DSP) algorithms on FPGAs (preferred).
  • Experience with debugging tools like oscilloscopes and logic analyzers or system-level tools like MATLAB/Simulink (preferred).
  • An active Top Secret or TS/SCI clearance (preferred).
  • U.S. citizens.

Related searches

More Senior FPGA Engineer jobs Senior FPGA Engineer jobs in San Diego All jobs at L3Harris

More like this

Similar roles

Senior FPGA Engineer, EW

Anduril Industries

Costa Mesa, CA 6 days ago $166,000–$220,000
FPGA VHDL Verilog AMD/Xilinx DSP Software Defined Radio PCIe JESD Aurora Linux Git CI/CD TCL Signal Processing Mixed Signal High Speed Digital Interfaces
8+ yrs exp
Save

Senior FPGA Engineer, LEO Payload FPGA

Amazon Inc

Sunnyvale, CA 82 days ago $159,200–$215,300
FPGA System Verilog RTL Design Xilinx AMD Altera Python Cocotb SerDes Ethernet Interlaken AXI4 AXI Streaming Timing Closure Simulation ASIC Digital Logic
Save

Senior FPGA / RTL Design Engineer, Signal Processing

Motorola Solutions

Los Angeles, CA +1 99 days ago $125,000–$195,000
FPGA Digital Signal Processing RTL Xilinx Vivado MATLAB Logic Analyzers Hardware Verification Timing Closure Synthesis Simulation Test Bench Development MIMO
6+ yrs exp Hybrid
Save

Lead FPGA Electrical Design Engineer

L3Harris

Carlsbad, CA 1 day ago $127,500–$236,500
FPGA VHDL Verilog DSP Digital Signal Processing HLS ModelSim Synplicity Xilinx Vivado Altera Quartus Matlab SystemC C C++ Git Bitbucket JIRA Ethernet PCIe UART SPI
9+ yrs exp
Save

Lead FPGA Electrical Design Engineer

L3Harris

Carlsbad, CA 1 day ago $127,500–$236,500
FPGA VHDL Verilog DSP Digital Signal Processing HLS ModelSim Synplicity Xilinx Vivado Altera Quartus Matlab SystemC C C++ Git Bitbucket JIRA Ethernet PCIe SDRAM DDR3 JESD UART SPI
9+ yrs exp
Save