Senior FPGA Design and Verification Engineer

ASML

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Wilton, CT
Employment
Full-time
Posted
3 days ago
Freshness
Confirmed live today
Nearby
93 roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $194k
$139k most similar roles pay here $229k

This listing doesn't post a salary. Most similar roles pay $172,000–$216,250.

Based on 240 similar postings.

Employer

About ASML

ASML is a leading supplier of lithography equipment, used by the world’s top chipmakers to print microchips that are increasingly powerful, fast and energy efficient.

ASML currently has 61 open roles on FindRole.

Listed pay typically runs $128,650–$178,787 across 32 roles with salary data.

Most-posted roles

View all roles at ASML

At a glance

TL;DR · Senior FPGA Design and Verification Engineer

Role Posting Log in to save

Senior FPGA Design and Verification Engineer As a Senior FPGA Design and Verification Engineer, you will join a multi-disciplined team to specify, design, develop, integrate, and test complex modules for control, communications systems, and digital signal processing platforms. You will take ownership of the full product lifecycle, including feasibility studies, RTL design, physical implementation, and the development of verification strategies using simulation, emulation, and hardware test tools. The role involves bridging the gap between electrical systems and system software while managing requirements with traceability. You will utilize a technical stack including VHDL, SystemVerilog, UVM, Quartus, ModelSim, and MATLAB. Key responsibilities include defining architecture, determining timing constraints, and ensuring power utilization meets specifications. You will collaborate with cross-functional partners to deliver high-performance solutions for complex hardware architectures involving both custom RTL and vendor IP cores.

Skills

FPGA VHDL System Verilog UVM OSVVM Quartus Modelsim Questa Sim Python MATLAB Simulink JIRA GIT DSP RTL ASIC LabVIEW AXI Avalon NIOS

What you'll do

  • Design and implement RTL for complex FPGA modules using VHDL or SystemVerilog.
  • Develop and execute product validation and verification (V&V) strategies to ensure test coverage.
  • Create and maintain technical documentation including design specifications, test procedures, and reports.
  • Build and manage custom test tooling for simulation, emulation, and hardware testing.
  • Define architecture and system designs while managing requirements traceability across the development lifecycle.
  • Conduct research and feasibility studies to provide technical recommendations and trade-off analyses.
  • Bridge the gap between electrical systems and system software through integration and configuration management.
  • Manage project timelines, risks, and resources to deliver high-quality results within cost and schedule constraints.

What we're looking for

  • Bachelor's degree in Electrical Engineering required.
  • MS or PhD preferred.
  • Minimum of 4 years of relevant work experience required.
  • Must be legally authorized to access controlled technology under U.S. Export Administration Regulations.
  • Ability to manage requirements with traceability and translate them into clear technical specifications.
  • Ability to develop engineering concepts, make technical tradeoffs, and resolve issues for functionality, performance, and cost.
  • Proficiency in FPGA design languages and tools including VHDL and UVM or OSVVM (Altera High Level Synthesis preferred).
  • Experience with FPGA development software such as ModelSim, Quartus, and Mentor CDC (preferred).

Related searches

More Senior FPGA Design and Verification Engineer jobs Senior FPGA Design and Verification Engineer jobs in Wilton All jobs at ASML

More like this

Similar roles

Senior FPGA Verification Engineer

Anduril Industries

Goleta, CA +1 3 days ago $191,000–$253,000
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC RTL Python C++ C Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Linux
8+ yrs exp
Save

Senior FPGA Verification Engineer

Anduril Industries

Waltham, MA 3 days ago $191,000–$253,000
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC RTL Git Subversion Python C C++ Perl Shell Linux QuestaSim Synplify Quartus Vivado
8+ yrs exp
Save

Senior FPGA Verification Engineer

Anduril Industries

Boulder, CO +1 3 days ago $165,000–$218,000
SystemVerilog VHDL Verilog UVM OVM FPGA ASIC Python C++ C Perl Shell Git Subversion QuestaSim Synplify Quartus Vivado Linux Unix
8+ yrs exp
Save

Staff Engineer, FPGA Design/Verification

GE Aerospace

Grand Rapids, MI +2 11 days ago
FPGA VHDL ASIC CPLD UVM DO-254 DOORS Xilinx Vivado Microchip Libero Intel Quartus Lattice Diamond PCIe AXI SERDES DMA MIL-STD-1553 ARINC 429 ARINC 664 TSN Mentor Graphics
8+ yrs exp
Save

Staff Engineer, FPGA Design/Verification

GE Aerospace

Grand Rapids, MI +2 11 days ago
FPGA VHDL ASIC CPLD UVM Xilinx Vivado Microchip Libero Intel Quartus Lattice Diamond DO-254 DOORS PCIe AXI SERDES DMA MIL-STD-1553 ARINC 429 ARINC 664 TSN Mentor Graphics
8+ yrs exp
Save