Senior ASIC Design Engineer

Nvidia

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Santa Clara, CADurham, NC
Salary
$168,000–$264,500 / yr
Employment
Full-time
Posted
11 days ago
Freshness
Confirmed live yesterday
Nearby
99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $192k
This role $216k
$135k $278k
below market most similar roles pay here above market

This role pays more than 79% of similar roles. Most pay $168,500–$216,250 — the blue band above. At the midpoint, this role pays about $216k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1531 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1104 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior ASIC Design Engineer

Role Posting Log in to save

As a Senior ASIC Design Engineer, you will join the Design team to implement GPU sub-system modules for leading SoCs and GPUs. Your daily responsibilities include owning micro-architecture, implementing RTL, and delivering fully verified, synthesis and timing clean designs. You will make architectural trade-offs based on performance requirements and system limitations while supporting post-silicon validation activities. You must collaborate with architects, verification, synthesis, and back-end teams to solve complex hardware problems. Required skills include a Master's degree in Electrical or Computer Engineering and experience with Verilog, Digital systems, VLSI design, and Computer Architecture. You should understand ASIC design flows including logic synthesis, DFT, and timing analysis. Desirable experience includes PCI-Express or CXL protocols, as well as Python, Perl, and C/C++ programming.

What does a ASIC Design Engineer earn in California?

Median $214000 from 53 postings across 7 companies.

See salary data

Skills

ASIC Design RTL Verilog Micro-architecture VLSI Logic Synthesis Timing Analysis DFT Computer Architecture PCI-Express CXL Python Perl C/C++ CMOS Post-silicon Validation Floor-planning ECO Bus Protocols Interconnect Networks

What you'll do

  • Implement GPU sub-system modules as a key member of the Design team.
  • Make architectural trade-offs based on features, performance requirements, and system limitations.
  • Own the micro-architecture for assigned modules.
  • Implement RTL for complex designs using Verilog.
  • Deliver fully verified, synthesis, and timing clean designs.
  • Support post-silicon validation activities.
  • Coordinate with synthesis, timing, and back-end teams to accomplish design tasks.

What we're looking for

  • Master's Degree in Electrical Engineering or Computer Engineering (or equivalent experience).
  • 8+ years of proven experience working on ASIC design and development.
  • Experience in micro-architecture and RTL development of complex designs in Verilog.
  • Exposure to Digital systems, VLSI design, Computer Architecture, Computer Arithmetic, CMOS transistors, and circuits.
  • Understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up, and lab debug.
  • Prior experience with arbiters, scheduling, synchronization, bus protocols, interconnect networks, and/or caches (preferred).
  • Knowledge of PCI-Express (Gen 3 and above) or CXL protocol (preferred).
  • Experience with Python, Perl, and C/C++ programming languages (preferred).

Related searches

More Senior ASIC Design Engineer jobs Senior ASIC Design Engineer jobs in Santa Clara All jobs at Nvidia

More like this

Similar roles

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 63 days ago $168,000–$264,500
RTL Verilog ASIC Design Micro-architecture Logic Synthesis Timing Analysis C++ Python Perl VLSI Design Computer Architecture DMA Engines Bus Protocols Interconnect Networks Digital Systems Computer Arithmetic
8+ yrs exp Hybrid
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 67 days ago
ASIC Design Verilog System-Verilog RTL Logic Synthesis Timing Analysis Computer Architecture GPU ECO Micro-architecture Interconnect Networks Caches Coherency AI Workflows Tapeout Debugging
8+ yrs exp
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 32 days ago
ASIC Design RTL Design Verilog System Verilog Python C/C++ Perl Logic Synthesis Timing Analysis VCS Debussy GDB Formal Verification Assertion-Based Verification Computer Architecture VLSI Simulation Functional Coverage
5+ yrs exp Hybrid
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 81 days ago
ASIC Design Verilog System-Verilog RTL Design VLSI Digital Systems Design Computer Architecture Synthesis Timing Analysis CDC Formal Equivalence Python Perl Tcl Make files DFT Mixed Signal Design Post-Si Bringup Agentic AI flows
3+ yrs exp Hybrid
Save

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 23 days ago
ASIC Design RTL Design Verilog System Verilog Python Perl Logic Synthesis Timing Analysis VLSI Computer Architecture VCS Verdi GDB Functional Coverage Assertion-Based Verification Embedded Processors SoC GPU
5+ yrs exp Hybrid
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 60 days ago $116,000–$189,750
RTL Design Verilog Microarchitecture Logic Synthesis Timing Analysis Python Perl C/C++ VLSI Design Digital Systems Computer Architecture ASIC Design SoC Post-Silicon Validation Front-end Flow
2+ yrs exp
Save