Processor ASIC RTL Design Engineer

Qualcomm

Actively hiring
San Diego, CA Posted 21 days ago $127,200–$190,800 / year
View original post Log in to save

At a glance

AI generated

TL;DR

The Senior RTL Design Engineer will join Qualcomm’s Hexagon/NPU team to develop high-performance and low-power cores for mobile SOCs, server IoT, and automotive applications. This role involves defining micro-architecture documentation, developing RTL code for various blocks, running frontend tools for linting and static timing analysis, collaborating with physical design teams on constraints and timing closure, and working closely with verification teams to ensure test plan coverage. The ideal candidate will have 2+ years of experience in RTL development using System Verilog, familiarity with processor integration, bus interfaces, and computer architecture, and a strong background in digital logic design and low-power techniques. This position requires expertise in advanced ASIC design flows from RTL to GDS2 and the ability to innovate within complex SoC environments.

Skills

SystemVerilog RTL Verilog Linting CDC LEC CLP Processor integration Bus interface Cache Digital design Logic design

What you'll do

  • Define micro-architecture documentation for Hexagon/NPU blocks with system architecture team.
  • Develop RTL for multiple logic blocks of Hexagon/NPU and sub-systems for SoC integration.
  • Optimize area and power consumption in design process.
  • Collaborate on test plan, debug tests, and coverage closure with verification team.
  • Work with physical design team to ensure timing closure and meet constraints.

What we're looking for

  • 2+ years of practical RTL development experience including design partitioning and simulation.
  • Detailed understanding of RTL design, synthesis, static timing analysis, PLDRC, CDC, and low power techniques.
  • Experience with microprocessor design and integration is highly advantageous.
  • Familiarity with frontend tools such as linting, clock domain crossing, and power intent checks.
  • Ability to work closely with physical design teams on constraints and timing closure.
  • Collaboration skills for test plan development, debug, coverage planning, and verification.

Market check

Salary context

This $127,200–$190,800 range sits above 25% of similar postings on FindRole.

Peer median band

$152,000–$225,425

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$158,850–$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 569 open roles on FindRole.

Listed pay typically runs $148,300–$224,400 across 536 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

Processor Micro Architect RTL Design Engineer (Multiple Levels)

Qualcomm

San Diego, Ca,Us, US 21 days ago $180,400–$270,600
Verilog System Verilog RTL digital design logic design cache memory coherency bus interface multi-core microprocessor architecture low power design functional verification static timing analysis formal verification PLDRC clock domain crossing

CPU Micro-Architect RTL Engineer

Qualcomm

Austin, Tx,Us, US 21 days ago $154,000–$231,000
RISC-V RTL Verilog SystemC VHDL Processor pipelines Out-of-order execution Load/store units Caches Cache coherence Memory hierarchy Multi-processor systems Multi-threaded systems Low-power design Performance optimization Area and timing goals Communication skills Collaboration skills Teamwork skills

CPU Micro-Architecture and RTL Design Engineer (RISC-V)

Qualcomm

Santa Clara, Ca,Us, US 21 days ago $167,100–$250,700
Verilog VHDL Perl Python RTL Microarchitecture Instruction_fetch_and_decode Branch_prediction Out_of_order_execution Integer_and_floating_point_execution Load_store_execution Prefetching Cache_and_memory_subsystems Logic_design_principles Timing_and_power_implications Low_power_microarchitecture_techniques

Digital ASIC Design Engineer

Qualcomm

San Diego, Ca,Us, US 21 days ago $98,500–$147,700
Verilog SystemVerilog VHDL Python Perl RTL SoC ASIC Clock_design Power_related_features Design_verification Simulation Scripting_languages Automation_tools

RISCV CPU System RTL Engineer

Qualcomm

Santa Clara, Ca,Us, US 15 days ago $142,200–$213,400
Verilog VHDL Perl Python Power management Debugging tools RTL design RISCV CPU architecture High-performance systems Low-power microarchitecture Telemetry architecture Interrupt controller Timer synchronization RAS and safety mechanisms Architecture and performance monitoring Scripting languages Simulation tools Waveform debugging tools

CPU RTL Methodology Engineer

Qualcomm

Santa Clara, Ca,Us, US 53 days ago $198,700–$298,100
Python Git Verilog SystemVerilog TCL Perl Bash CI/CD CAD RTL