RISCV CPU System RTL Engineer

Qualcomm

Actively hiring
Santa Clara, CA · San Diego, CA · Austin, TX · Raleigh, NC Posted 15 days ago $142,200–$213,400 / year
View original post Log in to save

At a glance

AI generated

TL;DR

Join Qualcomm Technologies as a Senior RISC-V CPU RTL Engineer, contributing to the architecture and product definition of high-performance, low-power devices. You will develop microarchitecture and RTL for system features such as timer synchronization, interrupt controllers, power management, and debug mechanisms. Essential skills include expertise in Verilog or VHDL, proficiency with simulators, and experience in defining and developing debug features for high-performance designs. Preferred qualifications involve familiarity with RISC-V architecture, low-power techniques, and scripting languages like Perl or Python. This role demands a deep understanding of power management strategies and collaboration across software, firmware, and platform teams to ensure seamless integration of CPU system features into products.

Skills

Verilog VHDL Perl Python Power management Debugging tools RTL design RISCV CPU architecture High-performance systems Low-power microarchitecture Telemetry architecture Interrupt controller Timer synchronization RAS and safety mechanisms Architecture and performance monitoring Scripting languages Simulation tools Waveform debugging tools

What you'll do

  • Develop high-level architecture and microarchitecture specifications for RISCV CPU system features.
  • Own RTL development to meet power, performance, area, and timing goals.
  • Explore performance and power optimization opportunities in collaboration with the modeling team.
  • Support functional verification by assisting the design verification team.
  • Work closely with software and platform teams to enable CPU system features in products.

What we're looking for

  • 1-3 years of experience in RISCV CPU RTL development or related field.
  • Strong expertise in power management for high-performance systems.
  • Proven experience in defining and developing debug features for high-performance designs.
  • Proficiency in Verilog and/or VHDL, with experience using simulators and waveform debugging tools.
  • Experience with system architecture including timer synchronization, interrupt controller, and configuration access protocols.
  • Understanding of low-power microarchitecture techniques and high-performance design strategies.

Market check

Salary context

This $142,200–$213,400 range sits above 42% of similar postings on FindRole.

Peer median band

$152,000–$231,000

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$157,800–$217,556

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 569 open roles on FindRole.

Listed pay typically runs $148,300–$224,400 across 536 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

CPU RTL Methodology Engineer

Qualcomm

Santa Clara, Ca,Us, US 53 days ago $198,700–$298,100
Python Git Verilog SystemVerilog TCL Perl Bash CI/CD CAD RTL

CPU Micro-Architecture and RTL Design Engineer (RISC-V)

Qualcomm

Santa Clara, Ca,Us, US 21 days ago $167,100–$250,700
Verilog VHDL Perl Python RTL Microarchitecture Instruction_fetch_and_decode Branch_prediction Out_of_order_execution Integer_and_floating_point_execution Load_store_execution Prefetching Cache_and_memory_subsystems Logic_design_principles Timing_and_power_implications Low_power_microarchitecture_techniques

Processor ASIC RTL Design Engineer

Qualcomm

San Diego, Ca,Us, US 21 days ago $127,200–$190,800
SystemVerilog RTL Verilog Linting CDC LEC CLP Processor integration Bus interface Cache Digital design Logic design

Processor Micro Architect RTL Design Engineer (Multiple Levels)

Qualcomm

San Diego, Ca,Us, US 21 days ago $180,400–$270,600
Verilog System Verilog RTL digital design logic design cache memory coherency bus interface multi-core microprocessor architecture low power design functional verification static timing analysis formal verification PLDRC clock domain crossing

CPU Micro-architect/RTL Designer (Multiple Locations)

Qualcomm

Austin, Tx,Us, US 73 days ago $148,300–$250,700
Verilog VHDL Perl Python Waveform debugging tools Simulators Instruction fetch and decode Branch prediction Instruction scheduling Register renaming Out-of-order execution Integer execution Floating point execution Load/store execution Prefetching Cache subsystems Memory subsystems Logic design principles Timing analysis Power analysis Low power techniques High performance techniques

RISC-V CPU Compiler Engineer

Qualcomm

Santa Clara, Ca,Us, US 21 days ago $167,100–$250,700
LLVM C C++ RISC-V AArch64 GCC glibc SPECrate Integer DCPerf Computer Architecture Open Source Contribution Code Generation Optimization Benchmarking Server CPU Performance