Processor Micro Architect RTL Design Engineer (Multiple Levels)

Qualcomm

Actively hiring
San Diego, CA Posted 24 days ago $180,400$270,600 / year

At a glance

AI generated

TL;DR

As a senior RTL design engineer on Qualcomm’s Hexagon team, you will play a crucial role in defining and developing the micro-architecture for various blocks of the Hexagon DSP core and subsystems used in mobile SOCs, IoT devices, and automotive applications. Your daily tasks will include collaborating with architecture teams to define micro-architectures, writing RTL code for integration into SoCs, running linting tools, and working closely with physical design and low power teams on timing closure and optimization. You will also collaborate with verification teams to ensure comprehensive test coverage. Ideal candidates have a strong background in RTL development, including experience with Verilog, SystemVerilog, and digital logic design, as well as knowledge of cache coherency, multi-core microprocessor architecture, and low-power techniques.

Skills

Verilog System Verilog RTL digital design logic design cache memory coherency bus interface multi-core microprocessor architecture low power design functional verification static timing analysis formal verification PLDRC clock domain crossing

What you'll do

  • Define micro-architecture for various blocks of Hexagon DSP core with architecture team.
  • Develop RTL for multiple logic blocks of Hexagon DSP core and subsystems.
  • Conduct linting checks and manage clock domain crossings in frontend tools.
  • Collaborate on design constraints and timing closure with physical design team.
  • Optimize power consumption by working closely with the low power team.

What we're looking for

  • Bachelor's degree in a relevant engineering field with 6+ years of experience.
  • Master’s degree and 5+ years of experience in RTL development and verification.
  • PhD and 4+ years of experience in digital design and processor integration.
  • Experience with low power techniques, cache, memory coherency, and bus protocols.
  • Knowledge of microprocessor architecture and multi-core systems.
  • Proficiency in Verilog, System Verilog, and logic design tools.

Market check

Salary context

This $180,400–$270,600 range sits above 78% of similar postings on FindRole.

Peer median band

$152,000$231,250

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$160,000$216,250

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 564 open roles on FindRole.

Listed pay typically runs $148,300–$224,400 across 531 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

Processor ASIC RTL Design Engineer

Qualcomm

San Diego, Ca,Us, US 24 days ago $127,200$190,800
SystemVerilog RTL Verilog Linting CDC LEC CLP Processor integration Bus interface Cache Digital design Logic design

CPU Micro-Architect RTL Engineer

Qualcomm

Austin, Tx,Us, US 24 days ago $154,000$231,000
RISC-V RTL Verilog SystemC VHDL Processor pipelines Out-of-order execution Load/store units Caches Cache coherence Memory hierarchy Multi-processor systems Multi-threaded systems Low-power design Performance optimization Area and timing goals Communication skills Collaboration skills Teamwork skills

CPU Micro-Architecture and RTL Design Engineer (RISC-V)

Qualcomm

Santa Clara, Ca,Us, US 24 days ago $167,100$250,700
Verilog VHDL Perl Python RTL Microarchitecture Instruction_fetch_and_decode Branch_prediction Out_of_order_execution Integer_and_floating_point_execution Load_store_execution Prefetching Cache_and_memory_subsystems Logic_design_principles Timing_and_power_implications Low_power_microarchitecture_techniques

RISCV CPU System RTL Engineer

Qualcomm

Santa Clara, Ca,Us, US 18 days ago $142,200$213,400
Verilog VHDL Perl Python Power management Debugging tools RTL design RISCV CPU architecture High-performance systems Low-power microarchitecture Telemetry architecture Interrupt controller Timer synchronization RAS and safety mechanisms Architecture and performance monitoring Scripting languages Simulation tools Waveform debugging tools

Data Cache & Coherent Interconnect Architect/Engineer (Multiple Levels)

Qualcomm

Austin, Tx,Us, US 24 days ago $154,000$252,800
C/C++ Verilog SystemVerilog CHI ACE Cache coherence protocols Data caches Coherent interconnects Processor architecture Micro-architecture IP development Performance analysis SoC integration System-level performance modeling