Principal Design Verification Engineer

Microsoft

Confirmed live yesterday Trusted
Hybrid

Quick summary

Work type
Hybrid
Location
Salary
$142,800–$274,800 / yr
Posted
4 days ago
Freshness
Confirmed live yesterday
Closes
Mar 10, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $192k
This role $209k
$127k most similar roles pay here $291k

This role pays more than 68% of similar roles. Most pay $168,500–$216,250 — the shaded band above. At the midpoint, this role pays about $209k versus about $192k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 586 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 577 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Principal Design Verification Engineer

As a Principal Design Verification Engineer within the AI Silicon Engineering team, you will work across disciplines including systems, firmware, architecture, and design to verify Microsoft’s latest AI accelerators. You will be responsible for creating complex verification environments and test cases at the block, chip, and system levels, while developing reference models and performing post-silicon validation. Your daily work involves building scoreboards, sequences, constraints, assertions, and functional coverage to ensure complete feature coverage. To solve these technical challenges, you will utilize SystemVerilog, UVM, Verilog, VHDL, C/C++, and scripting languages like Python, Ruby, or Perl. You will also develop Makefiles and scripts for scalable verification while utilizing Agile methodologies. This role focuses on the critical domain of silicon verification for high-performance hardware components and complex integrated circuits.

What does a Design Verification Engineer earn?

Median $177300 from 31 postings across 8 companies.

See salary data

What you'll do

  • Create complex verification environments and tests for block, chip, and system levels.
  • Develop verification plans covering strategy, test environments, and requirements for IP and SoC levels.
  • Drive test-plan development to ensure complete feature coverage across all products.
  • Build verification components including scoreboards, sequences, constraints, assertions, and functional coverage.
  • Triage and debug failures within testbenches, simulations, and emulation systems.
  • Develop Makefiles and scripts to ensure scalable and efficient verification processes.
  • Solve complex technical challenges related to quality and design issues.

What we're looking for

  • A Doctorate in Electrical Engineering, Computer Engineering, or Computer Science and 3+ years of technical engineering experience.
  • A Master's Degree in Electrical Engineering, Computer Engineering, or Computer Science and 6+ years of technical engineering experience.
  • A Bachelor's Degree in Electrical Engineering, Computer Engineering, or Computer Science and 8+ years of technical engineering experience.
  • Ability to pass the Microsoft Cloud Background Check and meet government security screening requirements.
  • Proof of citizenship, residency, or other protected status for access to export-controlled information.
  • Experience creating simulation environments, developing tests, and debugging for multiple silicon IPs or systems (preferred).
  • 5+ years of industry experience in chip/computer architecture, Verilog, VHDL, C/C++, and scripting languages like Python, Ruby, or Perl (preferred).
  • Knowledge of verification principles, SystemVerilog, UVM, coverage closure, hardware emulation, FPGAs, and firmware development (preferred).

More like this

Similar roles

Principal Design Verification Engineer

Microsoft

25 days ago $142,800$274,800
UVM SystemVerilog C++ Python Ruby Perl Verilog VHDL Agile Makefiles FPGA Emulation Assertion Functional Coverage Co-Pilot Scripting
8+ yrs exp

Design Verification Engineer

Apple Inc

San Diego, CA 153 days ago $122,700$214,300
UVM System Verilog Python C++ C SVA coverage driven verification LLM Prompt Engineering RTL Simulation 4G/5G 3GPP AXI AHB NoC Bus Fabric Automation

Design Verification Engineer

Apple Inc

Sunnyvale, CA 153 days ago $129,300$225,300
UVM System Verilog Python C++ System C SVA Coverage Driven Verification LLM Prompt Engineering RTL Simulation 4G/5G 3GPP AXI AHB NoC Bus Fabric Perl Automation

Design Verification Engineer

Apple Inc

Sunnyvale, CA 153 days ago $184,700$324,800
UVM System Verilog Python C++ System C SVA coverage driven verification LLM RTL Simulation 4G/5G 3GPP AXI AHB NoC Perl Prompt Engineering
10+ yrs exp

Design Verification Engineer

Apple Inc

San Diego, CA 153 days ago $175,000$308,500
UVM System Verilog Python C++ System C SVA coverage driven verification LLM RTL Simulation 3GPP AXI AHB NoC Bus Fabric Perl Prompt Engineering
10+ yrs exp

Design Verification Engineer

Apple Inc

Austin, TX 95 days ago
UVM System Verilog Python C++ SVA coverage driven verification LLM RTL Simulation 3GPP AXI AHB NoC Perl Constraint Random Testing Firmware