Physical Design Engineer

Qualcomm

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$101,400–$152,200 / yr
Posted
4 days ago
Freshness
Confirmed live yesterday
Closes
Mar 12, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $188k
This role $127k
$87k most similar roles pay here $240k

This role pays less than 91% of similar roles. Most pay $159,525–$216,250 — the shaded band above. At the midpoint, this role pays about $127k versus about $188k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 618 open roles on FindRole.

Listed pay typically runs $145,200–$219,600 across 600 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Physical Design Engineer

The Physical Design Engineer joins the ASICS Engineering team to support the development of high performance, high quality, and low power products. In this role, the engineer will define, model, design, optimize, verify, validate, implement, and document IP block and SoC development. Daily responsibilities include creating architectures, circuit specifications, logic designs, and system simulations based on requirements. The candidate will evaluate process flows from high-level design to synthesis, place and route, timing, and power use for custom circuit designs or layouts. To execute these tasks, the engineer will utilize tools such as Virtuoso and RTL to GDS Flow while writing technical documentation for EDA, IP, and ASIC projects. Required skills include experience with architecture and design tools, scripting tools, programming languages, and design verification methods within a complex integrated circuit environment.

What you'll do

  • Define, model, design, optimize, verify, and document IP block or SoC development for high-performance products.
  • Create architectures, circuit specifications, logic designs, and system simulations based on system-level requirements.
  • Develop implementation strategies that meet specific system requirements and customer needs.
  • Evaluate process flows from high-level design through synthesis, place and route, timing, and power usage.
  • Use EDA tools like Virtuoso or RTL to GDS flow to execute architecture and design for IC packages.
  • Write technical documentation for EDA, IP, and ASIC projects.

What we're looking for

  • Bachelor's degree in Science, Engineering, or a related field.
  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science (preferred).
  • 6+ months of experience with architecture and design tools (preferred).
  • 6+ months of experience with scripting tools and programming languages (preferred).
  • 6+ months of experience with design verification methods (preferred).

More like this

Similar roles

Physical Design Engineer

Qualcomm

San Diego, CA 9 days ago $101,400$152,200
ASIC RTL to GDS Flow Virtuoso Circuit Design Synthesis Place and Route System Simulation Design Verification Scripting

Senior Physical Design Engineer

Qualcomm

Austin, TX 57 days ago $115,600$173,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC IC Package
2+ yrs exp

Staff Physical Design Engineer

Qualcomm

San Diego, CA 16 days ago $153,200$229,800
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC
2+ yrs exp

Senior Staff Physical Design Engineer

Qualcomm

Austin, TX 83 days ago $164,000$246,000
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Validation Scripting SoC
4+ yrs exp

Physical Design Engineer

Qualcomm

San Diego, CA 13 days ago $98,500$147,700
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation
2+ yrs exp

ASIC Design Verification Engineer

Qualcomm

Santa Clara, CA 44 days ago $107,400$161,200
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout