ASIC Design Verification Engineer

Qualcomm

Confirmed live 2 days ago Trusted

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$107,400–$161,200 / yr
Posted
38 days ago
Freshness
Confirmed live 2 days ago
Closes
Jan 31, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $190k
This role $134k
$93k most similar roles pay here $239k

This role pays less than 93% of similar roles. Most pay $164,437–$216,062 — the shaded band above. At the midpoint, this role pays about $134k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 623 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 603 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · ASIC Design Verification Engineer

As an ASIC Design Verification Engineer within the ASICS Engineering group, you will support the development of high-performance, high-quality, and low-power IP blocks and SoCs. Your daily responsibilities include defining, modeling, designing, optimizing, verifying, validating, implementing, and documenting various products. You will assist in creating architectures, circuit specifications, logic designs, and system simulations based on specific requirements while collaborating with cross-functional teams to develop implementation strategies. The role involves evaluating process flows from high-level design through synthesis, place and route, timing, and power usage for custom circuits. To succeed, you must utilize tools such as Virtuoso and RTL to GDS Flow, along with scripting tools and programming languages. You will also be responsible for writing technical documentation for EDA, IP, and ASIC projects while solving complex problems in the semiconductor space.

What you'll do

  • Define, model, design, optimize, verify, and document IP block and SoC development for high-performance products.
  • Create architectures, circuit specifications, logic designs, and system simulations based on system-level requirements.
  • Develop implementation strategies that meet specific system requirements and customer needs.
  • Evaluate process flows from high-level design through synthesis, place and route, timing, and power usage.
  • Utilize EDA tools like Virtuoso and RTL to GDS flow to execute architecture and design for IC packages.
  • Write technical documentation for EDA, IP, and ASIC projects.

What we're looking for

  • Bachelor's degree in Science, Engineering, or a related field.
  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science is preferred.
  • 6+ months of experience with architecture and design tools.
  • 6+ months of experience with scripting tools and programming languages.
  • 6+ months of experience with design verification methods.

More like this

Similar roles

Physical Design Engineer

Qualcomm

San Diego, CA 3 days ago $101,400$152,200
ASIC RTL to GDS Flow Virtuoso Circuit Design Synthesis Place and Route System Simulation Design Verification Scripting

Physical Design Engineer

Qualcomm

San Diego, CA 3 days ago $101,400$152,200
ASIC RTL to GDS Flow Virtuoso Synthesis Place and Route System Simulation Scripting Verification IC Package Logic Design

SOC Design Verification Engineer

Qualcomm

San Diego, CA 16 days ago $98,500$147,700
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout

SOC Design Verification Engineer

Qualcomm

San Diego, CA 15 days ago $98,500$147,700
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout

SOC Design Verification Engineer

Qualcomm

San Diego, CA 3 days ago $98,500$147,700
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting Circuit Design Layout