Physical Design Engineer

Qualcomm

Confirmed live 2 days ago Trusted

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$98,500–$147,700 / yr
Posted
7 days ago
Freshness
Confirmed live 2 days ago
Closes
Mar 3, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $186k
This role $123k
$84k most similar roles pay here $237k

This role pays less than 93% of similar roles. Most pay $158,352–$214,562 — the shaded band above. At the midpoint, this role pays about $123k versus about $186k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 623 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 603 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Physical Design Engineer

As a Physical Design Engineer within the ASICS Engineering group, you will define, model, design, optimize, verify, validate, implement, and document IP development for high-performance, high-quality, and low-power products. You will work daily to create architectures, circuit specifications, logic designs, and system simulations based on specific system-level requirements. Collaborating with cross-functional teams like software and hardware architecture, you will execute implementation strategies while evaluating the entire process flow from high-level design to synthesis, place and route, timing, and power usage. You will utilize specialized tools such as Virtuoso and RTL to GDS Flow to enable the design of individual blocks or SoCs. The role requires proficiency in scripting tools, programming languages, and design verification methods to solve complex technical challenges within the integrated circuit and ASIC development space.

What you'll do

  • Define, model, design, optimize, verify, and document IP block or SoC development for high-performance products.
  • Create architectures, circuit specifications, logic designs, and system simulations based on system-level requirements.
  • Develop and execute implementation strategies that meet specific system requirements and customer needs.
  • Evaluate the entire process flow from high-level design to synthesis, place and route, timing, and power usage.
  • Utilize EDA tools and applications like Virtuoso to execute architecture and design for IC packages or SoCs.
  • Write detailed technical documentation for various EDA, IP, and ASIC projects.

What we're looking for

  • Bachelor's degree in Science, Engineering, or a related field with 2+ years of ASIC experience.
  • Master's degree in Science, Engineering, or a related field with 1+ year of ASIC experience.
  • PhD in Science, Engineering, or a related field.
  • Preferred Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 3+ years of experience in ASIC design, verification, validation, or integration.
  • 2+ years of experience with architecture and design tools.
  • 2+ years of experience with scripting tools and programming languages.
  • 2+ years of experience with design verification methods.

More like this

Similar roles

Physical Design Engineer

Qualcomm

San Diego, CA 3 days ago $101,400$152,200
ASIC RTL to GDS Flow Virtuoso Synthesis Place and Route System Simulation Scripting Verification IC Package Logic Design

Physical Design Engineer

Qualcomm

San Diego, CA 3 days ago $101,400$152,200
ASIC RTL to GDS Flow Virtuoso Circuit Design Synthesis Place and Route System Simulation Design Verification Scripting

Senior Physical Design Engineer

Qualcomm

Austin, TX 51 days ago $115,600$173,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC IC Package
2+ yrs exp

Staff Physical Design Engineer

Qualcomm

San Diego, CA 10 days ago $153,200$229,800
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC
2+ yrs exp

Senior Staff Physical Design Engineer

Qualcomm

Austin, TX 77 days ago $164,000$246,000
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Validation Scripting SoC
4+ yrs exp

Principal Physical Design Engineer

Qualcomm

Tempe, AZ 3 days ago $180,000$270,000
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting SoC Circuit Design
8+ yrs exp