Senior Staff Physical Design Engineer

Qualcomm

Confirmed live 2 days ago Low trust

Quick summary

Work type
On-site
Location
Austin, TX
Salary
$164,000–$246,000 / yr
Posted
77 days ago
Freshness
Confirmed live 2 days ago
Closes
Dec 23, 2026

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $197k
This role $205k
$143k most similar roles pay here $257k

This role pays more than 57% of similar roles. Most pay $168,500–$225,225 — the shaded band above. At the midpoint, this role pays about $205k versus about $197k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 623 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 603 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Senior Staff Physical Design Engineer

The Physical Design Engineer, Sr. Staff joins the ASICS Engineering team to define, model, design, optimize, verify, validate, implement, and document IP development for high performance, high quality, and low power products. This individual will create advanced architectures, circuit specifications, logic designs, and system simulations based on system-level requirements while collaborating with cross-functional teams like software architecture and product management to execute implementation strategies. The role involves evaluating complex process flows from high-level design through synthesis, place and route, timing, and power use for custom circuit designs or layout flows. Key technical requirements include proficiency in RTL to GDS Flow, Virtuoso, scripting tools, and programming languages. The position focuses on solving complex hardware challenges by developing advanced architectures and providing guidance to team members while managing significant decision-making for various block or SoC projects.

What you'll do

  • Define, model, design, optimize, verify, and document IP block and SoC development for high-performance products.
  • Create advanced architectures, circuit specifications, logic designs, and system simulations based on requirements.
  • Develop and execute implementation strategies that meet specific system requirements and customer needs.
  • Evaluate complex process flows including synthesis, place and route, timing, and power usage.
  • Utilize EDA tools and applications to execute the design of complex blocks and IC packages.
  • Write and review detailed technical documentation for complex EDA, IP, and ASIC projects.
  • Provide supervision and guidance to other team members on technical tasks.

What we're looking for

  • Bachelor's degree in Science, Engineering, or a related field with 4+ years of ASIC design, verification, validation, or integration experience.
  • Master's degree in Science, Engineering, or a related field with 3+ years of ASIC design, verification, validation, or integration experience.
  • PhD in Science, Engineering, or a related field with 2+ years of ASIC design, verification, validation, or integration experience.
  • Preferred: Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • Preferred: 6+ years of ASIC design, verification, validation, or integration experience.
  • At least 2 years of experience with architecture and design tools.
  • At least 2 years of experience with scripting tools and programming languages.
  • At least 2 years of experience with design verification methods.

More like this

Similar roles

Staff Physical Design Engineer

Qualcomm

San Diego, CA 10 days ago $153,200$229,800
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC
2+ yrs exp

Physical Design Engineer

Qualcomm

San Diego, CA 3 days ago $101,400$152,200
ASIC RTL to GDS Flow Virtuoso Synthesis Place and Route System Simulation Scripting Verification IC Package Logic Design

Physical Design Engineer

Qualcomm

San Diego, CA 3 days ago $101,400$152,200
ASIC RTL to GDS Flow Virtuoso Circuit Design Synthesis Place and Route System Simulation Design Verification Scripting

Principal Physical Design Engineer

Qualcomm

Tempe, AZ 3 days ago $180,000$270,000
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Scripting SoC Circuit Design
8+ yrs exp

Senior Physical Design Engineer

Qualcomm

Austin, TX 51 days ago $115,600$173,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC IC Package
2+ yrs exp

Physical Design Engineer

Qualcomm

San Diego, CA 7 days ago $98,500$147,700
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation
2+ yrs exp