Senior Physical Design Engineer

Qualcomm

Confirmed live 2 days ago Low trust

Quick summary

Work type
On-site
Location
Austin, TX
Salary
$115,600–$173,400 / yr
Posted
51 days ago
Freshness
Confirmed live 2 days ago
Closes
Jan 18, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $180k
This role $144k
$104k most similar roles pay here $228k

This role pays less than 83% of similar roles. Most pay $152,862–$208,005 — the shaded band above. At the midpoint, this role pays about $144k versus about $180k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 623 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 603 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Senior Physical Design Engineer

As a Physical Design Engineer- senior within the ASICS Engineering group, you will define, model, design, optimize, verify, validate, implement, and document IP development for high performance, high quality, and low power products. You will create architectures, circuit specifications, logic designs, and system simulations based on specific requirements while collaborating with cross-functional teams to execute implementation strategies. Your daily work involves evaluating the entire process flow from high-level design to synthesis, place and route, timing, and power usage for custom circuit designs or layout flows. To succeed in this role, you must utilize tools such as Virtuoso and RTL to GDS Flow, while utilizing scripting tools and programming languages. You will also be responsible for producing detailed technical documentation for various EDA, IP, and ASIC projects within the semiconductor domain.

What you'll do

  • Define, model, design, optimize, verify, and document IP block or SoC development for high-performance products.
  • Create architectures, circuit specifications, logic designs, and system simulations based on system-level requirements.
  • Develop and execute implementation strategies that meet specific system requirements and customer needs.
  • Evaluate the entire process flow from high-level design to synthesis, place and route, timing, and power usage.
  • Use industry tools like RTL to GDS Flow or Virtuoso to execute architecture and design for IC packages.
  • Write detailed technical documentation for EDA, IP, and ASIC projects.

What we're looking for

  • Bachelor's degree in Science, Engineering, or a related field with 2+ years of ASIC experience.
  • Master's degree in Science, Engineering, or a related field with 1+ year of ASIC experience.
  • PhD in Science, Engineering, or a related field.
  • Preferred Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science.
  • 3+ years of experience in ASIC design, verification, validation, or integration.
  • 2+ years of experience with architecture and design tools.
  • 2+ years of experience with scripting tools and programming languages.
  • 2+ years of experience with design verification methods.

More like this

Similar roles

Physical Design Engineer

Qualcomm

San Diego, CA 3 days ago $101,400$152,200
ASIC RTL to GDS Flow Virtuoso Synthesis Place and Route System Simulation Scripting Verification IC Package Logic Design

Physical Design Engineer

Qualcomm

San Diego, CA 3 days ago $101,400$152,200
ASIC RTL to GDS Flow Virtuoso Circuit Design Synthesis Place and Route System Simulation Design Verification Scripting

Senior Staff Physical Design Engineer

Qualcomm

Austin, TX 77 days ago $164,000$246,000
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Validation Scripting SoC
4+ yrs exp

Physical Design Engineer

Qualcomm

San Diego, CA 7 days ago $98,500$147,700
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation
2+ yrs exp

Staff Physical Design Engineer

Qualcomm

San Diego, CA 10 days ago $153,200$229,800
ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Scripting Verification Validation SoC
2+ yrs exp