Physical Design Engineer- senior

Qualcomm

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
Austin, TX
Salary
$121,800–$182,600 / yr
Posted
40 days ago
Freshness
Confirmed live yesterday
Closes
Mar 16, 2027

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $190k
This role $152k
$109k $238k
below market most similar roles pay here above market

This role pays less than 83% of similar roles. Most pay $164,250–$216,250 — the blue band above. At the midpoint, this role pays about $152k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Physical Design Engineer- senior

JOB TITLE: Physical Design Engineer- senior The Physical Design Engineer- senior joins the ASICS Engineering group to define, model, design, optimize, verify, validate, implement, and document IP development for high performance, high quality, and low power products. This role involves creating architectures, circuit specifications, logic designs, and system simulations based on system-level requirements. The engineer evaluates process flows from high-level design to synthesis, place and route, timing, and power use. Key responsibilities include collaborating across software and hardware architecture teams to execute implementation strategies and writing detailed technical documentation. The position requires proficiency with architecture and design tools, scripting tools, and programming languages. Specifically, the candidate will utilize applications such as Virtuoso and RTL to GDS Flow to enable the design of individual blocks, SoCs, or IC packages.

What does a Physical Design Engineer earn?

Median $177300 from 31 postings across 9 companies.

See salary data

What you'll do

  • Define, model, design, and optimize IP development for high-performance, low-power products.
  • Create architectures, circuit specifications, logic designs, and system simulations based on requirements.
  • Develop and execute implementation strategies to meet system requirements and customer needs.
  • Evaluate process flows from high-level design through synthesis, place and route, and timing.
  • Use tools like RTL to GDS Flow and Virtuoso to design individual blocks or SoCs.
  • Write detailed technical documentation for EDA, IP, and ASIC projects.
  • Perform verification and validation of digital and analog designs.

What we're looking for

  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field.
  • Master's degree in Electrical/Electronic Engineering, Computer Engineering, or Computer Science (preferred).
  • 3+ years of ASIC design, verification, validation, integration, or related work experience (preferred).
  • 2+ years of experience with architecture and design tools (preferred).
  • 2+ years of experience with scripting tools and programming languages (preferred).
  • 2+ years of experience with design verification methods (preferred).

More like this

Similar roles

Memory Designer

Qualcomm

San Diego, CA 20 days ago $121,800–$182,600
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting
2+ yrs exp

Senior Performance Engineer

Qualcomm

Austin, TX 34 days ago $121,800–$182,600
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting
2+ yrs exp

Staff Physical Design Engineer

Qualcomm

Santa Clara, CA 40 days ago $159,600–$239,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting
2+ yrs exp

Physical Design Engineer, Staff

Qualcomm

Austin, TX 40 days ago $145,600–$218,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting SoC
4+ yrs exp

SOC Design Verification Engineer-Staff

Qualcomm

San Diego, CA 40 days ago $145,600–$218,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting SoC
4+ yrs exp

SOC Design Verification Engineer-Staff

Qualcomm

San Diego, CA 40 days ago $145,600–$218,400
ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting SoC
4+ yrs exp